5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> CY7C4215-25JI
CY7C4215-25JI PDF预览

CY7C4215-25JI

更新时间： 2024-11-20 22:36:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 先进先出芯片
页数 文件大小 规格书
25页 411K
描述
64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

阅读下载

中文翻译

获取价格

CY7C4215-25JI 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：LCC包装说明：PLASTIC, LCC-68
针数：68Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.32.00.71
风险等级：5.76最长访问时间：15 ns
其他特性：RETRANSMIT最大时钟频率 (fCLK)：40 MHz
周期时间：25 nsJESD-30 代码：S-PQCC-J68
JESD-609代码：e0长度：24.2316 mm
内存密度：9216 bit内存集成电路类型：OTHER FIFO
内存宽度：18功能数量：1
端子数量：68字数：512 words
字数代码：512工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：512X18输出特性：3-STATE
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装等效代码：LDCC68,1.0SQ
封装形状：SQUARE封装形式：CHIP CARRIER
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V认证状态：Not Qualified
座面最大高度：5.08 mm最大待机电流：0.015 A
子类别：FIFOs最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：24.2316 mmBase Number Matches：1

CY7C4215-25JI 数据手册

 浏览型号CY7C4215-25JI的Datasheet PDF文件第2页浏览型号CY7C4215-25JI的Datasheet PDF文件第3页浏览型号CY7C4215-25JI的Datasheet PDF文件第4页浏览型号CY7C4215-25JI的Datasheet PDF文件第5页浏览型号CY7C4215-25JI的Datasheet PDF文件第6页浏览型号CY7C4215-25JI的Datasheet PDF文件第7页 
1CY7C4225  
fax id: 5410  
CY7C4425/4205/4215  
CY7C4225/4235/4245  
64, 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs  
controlled by a free-running clock (WCLK) and a write enable  
pin (WEN).  
Features  
• High-speed, low-power, first-in first-out (FIFO)  
When WEN is asserted, data is written into the FIFO on the  
rising edge of the WCLK signal. While WEN is held active, data  
is continually written into the FIFO on each cycle. The output  
port is controlled in a similar manner by a free-running read  
clock (RCLK) and a read enable pin (REN). In addition, the  
CY7C42X5 have an output enable pin (OE). The read and  
write clocks may be tied together for single-clock operation or  
the two clocks may be run independently for asynchronous  
read/write applications. Clock frequencies up to 100 MHz are  
achievable.  
memories  
• 64 x 18 (CY7C4425)  
• 256 x 18 (CY7C4205)  
• 512 x 18 (CY7C4215)  
• 1K x 18 (CY7C4225)  
• 2K x 18 (CY7C4235)  
• 4K x 18 (CY7C4245)  
• High-speed 100-MHz operation (10 ns read/write cycle  
time)  
Retransmit and Synchronous Almost Full/Almost Empty flag  
features are available on these devices.  
• Low power (I =45 mA)  
• Fully asynchronous and simultaneous read and write  
operation  
• Empty, Full, Half Full, and Programmable Almost  
Empty/Almost Full status flags  
• TTL-compatible  
• Retransmit function  
• Output Enable (OE) pin  
• Independent read and write enable pins  
• Center power and ground for reduced noise  
• Supports free-running 50% duty cycle clock inputs  
• Width Expansion Capability  
CC  
Depth expansion is possible using the cascade input (WXI,  
RXI), cascade output (WXO, RXO), and First Load (FL) pins.  
The WXO and RXO pins are connected to the WXI and RXI  
pins of the next device, and the WXO and RXO pins of the last  
device should be connected to the WXI and RXI pins of the  
first device. The FL pin of the first device is tied to V and the  
SS  
FL pin of all the remaining devices should be tied to V  
.
CC  
The CY7C42X5 provides five status pins. These pins are de-  
coded to determine one of five states: Empty, Almost Empty,  
Half Full, Almost Full, and Full (see Table 2). The Half Full flag  
shares the WXO pin. This flag is valid in the standalone and  
width-expansion configurations. In the depth expansion, this  
pin provides the expansion out (WXO) information that is used  
to signal the next FIFO when it will be activated.  
• Depth Expansion Capability  
• Space saving 64-pin 10x10 TQFP, and 14x14 TQFP  
• 68-pin PLCC  
The Empty and Full flags are synchronous, i.e., they change  
state relative to either the read clock (RCLK) or the write clock  
(WCLK). When entering or exiting the Empty states, the flag is  
updated exclusively by the RCLK. The flag denoting Full states  
is updated exclusively by WCLK. The synchronous flag archi-  
tecture guarantees that the flags will remain valid from one  
clock cycle to the next. As mentioned previously, the Almost  
Empty/Almost Full flags become synchronous if the  
Functional Description  
The CY7C42X5 are high-speed, low-power, first-in first-out  
(FIFO) memories with clocked read and write interfaces. All  
are 18 bits wide and are pin/functionally compatible to  
IDT722x5. The CY7C42X5 can be cascaded to increase FIFO  
depth. Programmable features include Almost Full/Almost  
Empty flags. These FIFOs provide solutions for a wide variety  
of data buffering needs, including high-speed data acquisition,  
multiprocessor interfaces, and communications buffering.  
V
/SMODE is tied to V . All configurations are fabricated  
CC  
SS  
using an advanced 0.65µ N-Well CMOS technology. Input  
ESD protection is greater than 2001V, and latch-up is prevent-  
ed by the use of guard rings.  
These FIFOs have 18-bit input and output ports that are con-  
trolled by separate clock and enable signals. The input port is  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
April 1995 - Revised August 18, 1997  
1234567...25

中文翻译

下载PDF

与CY7C4215-25JI相关器件

型号 品牌 获取价格 描述 数据表
CY7C4215-25JIR CYPRESS

获取价格

 		FIFO, 512X18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
CY7C4215-35AC CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35AI CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35AIT CYPRESS

获取价格

 		FIFO, 512X18, 20ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, PLASTIC, TQFP-64
CY7C4215-35ASC CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35ASI CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35JC CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35JCR CYPRESS

获取价格

 		FIFO, 512X18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
CY7C4215-35JI CYPRESS

获取价格

 		64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-35JIT CYPRESS

获取价格

 		FIFO, 512X18, 20ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

与CY7C4215-25JI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证