1CY7C276
CY7C276
16K x 16 Reprogrammable PROM
Functional Description
Features
The CY7C276 is a high-performance 16K-word by 16-bit
CMOS PROM. It is available in a 44-pin PLCC/CLCC and a
44-pin LCC packages, and is 100% reprogrammable in win-
dowed packages. The memory cells utilize proven EPROM
floating gate technology and word-wide programming algo-
rithms.
•
•
0.8-micron CMOS for optimum speed/power
High speed (for commercial and military)
— 25-ns access time
•
•
•
•
•
•
•
16-bit-wide words
Three programmable chip selects
Programmable output enable
44-pin PLCC and 44-pin LCC packages
100% reprogrammable in windowed packages
TTL-compatible I/O
The CY7C276 allows the user to independently program the
polarity of each chip select (CS −CS ). This provides on-chip
2
0
decoding of up to eight banks of PROM. The polarity of the
asynchronous output enable pin (OE) is also programmable.
In order to read the CY7C276, all three chip selects must be
active and OE must be asserted. The contents of the memory
location addressed by the address lines (A −A ) will become
13
0
Capable of withstanding greater than 2001V static dis-
charge
available on the output lines (D −D ). The data will remain on
15
0
the outputs until the address changes or the outputs are dis-
abled.
Logic Block Diagram
Pin Configuration
LCC/PLCC/CLCC
D
D
A
15
13
Top View
A
12
A
11
A
10
16K x 16
PROGRAMMABLE
ARRAY
14
D
D
D
D
13
A
9
A
8
12
6
5
4
3
2
1
44 43 42 41 40
39
A
7
D
D
A
13
A
12
A
11
12
7
11
A
6
11
8
38
37
36
35
34
33
32
31
30
29
D
10
9
A
5
10
D
D
9
A
A
V
10
11
12
13
14
15
16
17
10
A
A
4
8
9
D
9
8
7
6
V
SS
3
SS
V
CC
V
SS
A
2
D
D
7
A
8
A
1
D
D
A
7
6
D
A
5
4
A
6
0
D
A
5
D
18 19 20 21 22 23 24 25 26 27 28
D
5
4
3
2
D
D
CS
0
C276–2
D
CS
DECODE
CS
CS
1
2
D
1
D
0
C276–1
OE
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
March 1991 – Revised December 1993