Datasheet > 存储 > OTP ROM> CY7C265-15JCR

CY7C265-15JCR

更新时间： 2024-01-06 11:44:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路输出元件可编程只读存储器 OTP只读存储器
页数	文件大小	规格书
11页	316K
描述
OTP ROM, 8KX8, 12ns, CMOS, PQCC28, PLASTIC, LCC-28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C265-15JCR 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	DIP	包装说明：	0.300 INCH, SLIM, HERMETIC SEALED, WINDOWED, CERDIP-28
针数：	28	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.32.00.61
风险等级：	5.64	Is Samacsys：	N
最长访问时间：	12 ns	其他特性：	PROGRAMMABLE SYNCHRONOUS OR ASYNCHRONOUS OUTPUT ENABLE; PROGRAMMABLE ASYNCHRONOUS REGISTERS
I/O 类型：	COMMON	JESD-30 代码：	R-GDIP-T28
JESD-609代码：	e0	长度：	37.0205 mm
内存密度：	65536 bit	内存集成电路类型：	UVPROM
内存宽度：	8	功能数量：	1
端子数量：	28	字数：	8192 words
字数代码：	8000	工作模式：	SYNCHRONOUS
最高工作温度：	125 °C	最低工作温度：	-55 °C
组织：	8KX8	输出特性：	3-STATE
封装主体材料：	CERAMIC, GLASS-SEALED	封装代码：	WDIP
封装等效代码：	DIP28,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE, WINDOW	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
认证状态：	Not Qualified	筛选级别：	MIL-STD-883
座面最大高度：	5.08 mm	最大待机电流：	0.14 A
子类别：	EPROMs	最大压摆率：	0.14 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	MILITARY
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	7.62 mm
Base Number Matches：	1

CY7C265-15JCR 数据手册

CY7C265

8K x 8 Registered PROM

If the asynchronous enable (E) is being used, the outputs may

be disabled at any time by switching the enable to a logic

HIGH, and may be returned to the active state by switching the

enable to a logic LOW.

Features

• CMOS for optimum speed/power

• High speed (Commercial)

— 15 ns address set-up

If the synchronous enable (E_S) is being used, the outputs will

go to the OFF or high-impedance state upon the next positive

clock edge after the synchronous enable input is switched to

a HIGH level. If the synchronous enable pin is switched to a

logic LOW, the subsequent positive clock edge will return the

output to the active state. Following a positive clock edge, the

address and synchronous enable inputs are free to change

since no change in the output will occur until the next

LOW-to-HIGH transition of the clock. This unique feature al-

lows the CY7C265 decoders and sense amplifiers to access

the next location while previously addressed data remains sta-

ble on the outputs.

— 12 ns clock to output

• Low power

— 660 mW (Commercial)

• On-chip edge-triggered registers

— Ideal for pipelined microprogrammed systems

• EPROM technology

— 100% programmable

— Reprogrammable (CY7C265W)

• 5V ±10% V_CC, commercial and military

• Capable of withstanding >2001V static discharge

• Slim 28-pin, 300-mil plastic or hermetic DIP

If the E/I pin is used for INIT (asynchronous), then the outputs

are permanently enabled. The initialize function is useful

during power-up and time-out sequences, and can facilitate

implementation of other sophisticated functions such as a

built-in “jump start” address. When activated, the initialize

control input causes the contents of a user programmed

8193rd 8-bit word to be loaded into the on-chip register. Each

bit is programmable and the initialize function can be used to

load any desired combination of 1’s and 0’s into the register.

In the unprogrammed state, activating INIT will generate a

word are programmed to be a 1, activating INIT performs a

Functional Description

The CY7C265 is a 8192 x 8 registered PROM. It is organized

as 8,192 words by 8 bits wide, and has a pipeline output

initialize byte that may be loaded into the pipeline register with

the initialize signal. The programmable initialize byte is the

8,193rd byte in the PROM and its value is programmed at the

time of use.

Packaged in 28 pins, the PROM has 13 address signals (A₀

through A₁₂), 8 data out signals (O₀through O₇), E/I (enable

or initialize), and CLOCK.

Applying a LOW to the INIT input causes an immediate load

of the programmed initialize word into the pipeline register and

onto the outputs. The INIT LOW disables clock and must

return HIGH to enable clock independent of all other inputs,

including the clock.

CLOCK functions as a pipeline clock, loading the contents of

the addressed memory location into the pipeline register on

each rising edge. The data will appear on the outputs if they

are enabled. One pin on the CY7C265 is programmed to

perform either the enable or the initialize function.

Cypress Semiconductor Corporation

Document #: 38-04012 Rev. *A

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Revised October 9, 2002

12 3 4 5 6 7...11

中文翻译

下载PDF

与CY7C265-15JCR相关器件

型号	品牌	获取价格	描述	数据表
CY7C265-15JCT	CYPRESS	获取价格	OTP ROM, 8KX8, 12ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C265-15JI	CYPRESS	获取价格	OTP ROM, 8KX8, 12ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C265-15JIR	CYPRESS	获取价格	OTP ROM, 8KX8, 12ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C265-15LC	ETC	获取价格	x8 EPROM
CY7C265-15LMB	ETC	获取价格	x8 EPROM
CY7C265-15PC	CYPRESS	获取价格	OTP ROM, 8KX8, 12ns, CMOS, PDIP28, 0.300 INCH, SLIM, PLASTIC, DIP-28
CY7C265-15PI	CYPRESS	获取价格	OTP ROM, 8KX8, 12ns, CMOS, PDIP28, 0.300 INCH, SLIM, PLASTIC, DIP-28
CY7C265-15QC	ETC	获取价格	x8 EPROM
CY7C265-15QMB	CYPRESS	获取价格	UVPROM, 8KX8, 12ns, CMOS, CQCC28, WINDOWED, LCC-28
CY7C265-15WC	CYPRESS	获取价格	8K x 8 Registered PROM

与CY7C265-15JCR相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C265-15JCR

CY7C265-15JCR 技术参数

CY7C265-15JCR 数据手册

与CY7C265-15JCR相关器件

与CY7C265-15JCR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C265-15JCR

CY7C265-15JCR 技术参数

CY7C265-15JCR 数据手册

与CY7C265-15JCR相关器件

与CY7C265-15JCR相关文章

您还可以找

您在本页遇到什么问题？