5秒后页面跳转
CY7C167A-20VCT PDF预览

CY7C167A-20VCT

更新时间: 2023-01-03 03:03:52
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
9页 143K
描述
Standard SRAM, 16KX1, 20ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-20

CY7C167A-20VCT 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:20
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.73
最长访问时间:20 ns其他特性:AUTOMATIC POWER-DOWN
JESD-30 代码:R-PDSO-J20长度:12.827 mm
内存密度:16384 bit内存集成电路类型:STANDARD SRAM
内存宽度:1功能数量:1
端口数量:1端子数量:20
字数:16384 words字数代码:16000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:16KX1
输出特性:3-STATE可输出:NO
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.556 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
宽度:7.5057 mmBase Number Matches:1

CY7C167A-20VCT 数据手册

 浏览型号CY7C167A-20VCT的Datasheet PDF文件第2页浏览型号CY7C167A-20VCT的Datasheet PDF文件第3页浏览型号CY7C167A-20VCT的Datasheet PDF文件第4页浏览型号CY7C167A-20VCT的Datasheet PDF文件第5页浏览型号CY7C167A-20VCT的Datasheet PDF文件第6页浏览型号CY7C167A-20VCT的Datasheet PDF文件第7页 
67A  
CY7C167A  
16K x 1 Static RAM  
Functional Description  
Features  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
• High speed  
The CY7C167A is a high-performance CMOS static RAM or-  
ganized as 16,384 words by 1 bit. Easy memory expansion is  
provided by an active LOW Chip Enable (CE) and three-state  
drivers. The CY7C167A has an automatic power-down fea-  
ture, reducing the power consumption by 67% when  
deselected.  
— 15 ns  
• Low active power  
— 495 mW  
Writing to the device is accomplished when the Chip Select  
(CE) and Write Enable (WE) inputs are both LOW. Data on the  
input pin (DI) is written into the memory location specified on  
the address pins (A0 through A13).  
• Low standby power  
— 220 mW  
• TTL-compatible inputs and outputs  
• Capable of withstanding greater than 2001V electro-  
static discharge  
Reading the device is accomplished by taking the Chip Enable  
(CE) LOW, while (WE) remains HIGH. Under these conditions,  
the contents of the location specified on the address pins will  
appear on the data output (DO) pin.  
• VIH of 2.2V  
The output pin remains in a high-impedance state when Chip  
Enable is HIGH, or Write Enable (WE) is LOW.  
A die coat is used to insure alpha immunity.  
Logic Block Diagram  
Pin Configuration  
DIP  
Top View  
DI  
A
A
V
0
1
1
2
3
4
5
6
CC  
20  
A
A
13  
19  
18  
17  
16  
15  
INPUT BUFFER  
A
A
2
3
12  
11  
10  
9
A
A
A
A
A
A
0
A
1
A
A
A
4
5
6
7C167A  
A
2
14  
13  
12  
11  
8
DO  
7
128 x 128  
ARRAY  
A
3
DO  
7
8
A
4
WE  
DI  
9
A
A
6
5
GND  
CE  
10  
C167A-2  
CE  
POWER  
DOWN  
COLUMN  
DECODER  
WE  
C167A-1  
Selection Guide  
7C167A-15  
7C167A-20  
7C167A-25  
7C167A-35  
7C167A-45  
Maximum Access Time (ns)  
15  
90  
20  
90  
25  
90  
35  
90  
45  
90  
Maximum Operating Current (mA)  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05027 Rev. **  
Revised August 24, 2001  

与CY7C167A-20VCT相关器件

型号 品牌 获取价格 描述 数据表
CY7C167A-25DC ETC

获取价格

x1 SRAM
CY7C167A-25DMB ETC

获取价格

x1 SRAM
CY7C167A-25KMB ETC

获取价格

x1 SRAM
CY7C167A-25LC ETC

获取价格

x1 SRAM
CY7C167A-25LMB ETC

获取价格

x1 SRAM
CY7C167A-25PC CYPRESS

获取价格

16K x 1 Static RAM
CY7C167A-25VC CYPRESS

获取价格

16K x 1 Static RAM
CY7C167A-25VCT CYPRESS

获取价格

Standard SRAM, 16KX1, 25ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-20
CY7C167A-35DC ETC

获取价格

x1 SRAM
CY7C167A-35DMB ETC

获取价格

x1 SRAM