CY7C128A
2K x 8 Static RAM
Features
Functional Description
• Automatic power-down when deselected
• CMOS for optimum speed/power
• High speed
The CY7C128A is a high-performance CMOS static RAM
organized as 2048 words by 8 bits. Easy memory expansion
is provided by an active LOW Chip Enable (CE), and active
LOW Output Enable (OE) and tri-state drivers. The CY7C128A
has an automatic power-down feature, reducing the power
consumption by 83% when deselected.
— 15 ns
• Low active power
Writing to the device is accomplished when the Chip Enable
(CE) and Write Enable (WE) inputs are both LOW.
— 660 mW (commercial)
• Low standby power
Data on the eight I/O pins (I/O0 through I/O7) is written into the
memory location specified on the address pins (A0 through
— 110 mW (20 ns)
A10).
• TTL-compatible inputs and outputs
Reading the device is accomplished by taking Chip Enable
(CE) and Output Enable (OE) LOW while Write Enable (WE)
remains HIGH. Under these conditions, the contents of the
memory location specified on the address pins will appear on
the eight I/O pins.
• Capable of withstanding greater than 2001V electro-
static discharge
• Available in Pb-free and non Pb-free 24-pin Molded
SOJ, non Pb-free 24-pin (300-Mil) Molded DIP
The I/O pins remain in high-impedance state when Chip
Enable (CE) or Output Enable (OE) is HIGH or Write Enable
(WE) is LOW.
The CY7C128A utilizes a die coat to insure alpha immunity.
Pin
Logic Block Diagram
Configurations
DIP/SOJ
Top View
A
V
CC
1
2
3
4
5
6
7
8
9
24
23
22
7
A
A
A
A
8
A
9
6
5
4
WE
OE
21
20
19
18
17
A
A
2
3
I/O
I/O
I/O
I/O
I/O
I/O
I/O
0
1
2
3
4
5
6
A
10
INPUT BUFFER
7C128A
A
1
CE
I/O
A
0
7
A
10
I/O
6
I/O
0
16
15
14
13
A
9
I/O
I/O
10
11
12
I/O
I/O
5
1
A
A
8
4
2
7
128 x 16 x 8
ARRAY
GND
I/O
3
A
6
A
A
5
C128A–2
4
CE
WE
POWER
DOWN
COLUMN
DECODER
I/O
7
OE
C128A–1
A
3
A
2
A
1
A
0
Cypress Semiconductor Corporation
Document #: 38-05028 Rev. *A
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 3, 2006