Datasheet > 暂无类别数据> CY7C1245KV18-400BZXC

CY7C1245KV18-400BZXC

更新时间： 2024-02-09 04:15:36

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
28页	913K
描述
36-Mbit QDRÂ® II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C1245KV18-400BZXC 技术参数

是否Rohs认证：	符合	生命周期：	Active
零件包装代码：	BGA	包装说明：	LBGA, BGA165,11X15,40
针数：	165	Reach Compliance Code：	compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
Factory Lead Time：	1 week	风险等级：	1.94
最长访问时间：	0.45 ns	其他特性：	PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：	400 MHz	I/O 类型：	SEPARATE
JESD-30 代码：	R-PBGA-B165	JESD-609代码：	e1
长度：	15 mm	内存密度：	37748736 bit
内存集成电路类型：	QDR SRAM	内存宽度：	36
湿度敏感等级：	3	功能数量：	1
端子数量：	165	字数：	1048576 words
字数代码：	1000000	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	1MX36	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	LBGA
封装等效代码：	BGA165,11X15,40	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, LOW PROFILE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	260	电源：	1.5/1.8,1.8 V
认证状态：	Not Qualified	座面最大高度：	1.4 mm
最大待机电流：	0.31 A	最小待机电流：	1.7 V
子类别：	SRAMs	最大压摆率：	0.92 mA
最大供电电压 (Vsup)：	1.9 V	最小供电电压 (Vsup)：	1.7 V
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)	端子形式：	BALL
端子节距：	1 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	30	宽度：	13 mm
Base Number Matches：	1

CY7C1245KV18-400BZXC 数据手册

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第2页

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第3页

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第4页

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第5页

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第6页

浏览型号CY7C1245KV18-400BZXC的Datasheet PDF文件第7页

CY7C1241KV18, CY7C1256KV18

CY7C1243KV18, CY7C1245KV18

36-Mbit QDR^®II+ SRAM 4-Word Burst

Architecture (2.0 Cycle Read Latency)

36-Mbit QDR^®II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)

Features

Configurations

■ Separate independent read and write data ports

❐ Supports concurrent transactions

With Read Cycle Latency of 2.0 cycles:

CY7C1241KV18 – 4 M × 8

■ 450 MHz clock for high bandwidth

CY7C1256KV18 – 4 M × 9

CY7C1243KV18 – 2 M × 18

CY7C1245KV18 – 1 M × 36

■ 4-word burst for reducing address bus frequency

■ Double data rate (DDR) interfaces on both read and write ports

(data transferred at 900 MHz) at 450 MHz

Functional Description

■ Available in 2.0 clock cycle latency

The CY7C1241KV18, CY7C1256KV18, CY7C1243KV18, and

CY7C1245KV18 are 1.8 V synchronous pipelined SRAMs,

equipped with QDR II+ architecture. Similar to QDR II

architecture, QDR II+ architecture consists of two separate ports:

the read port and the write port to access the memory array. The

read port has dedicated data outputs to support read operations

and the write port has dedicated data inputs to support write

operations. QDR II+ architecture has separate data inputs and

data outputs to completely eliminate the need to “turnaround” the

data bus that exists with common I/O devices. Each port is

accessed through a common address bus. Addresses for read

and write addresses are latched on alternate rising edges of the

input (K) clock. Accesses to the QDR II+ read and write ports are

completely independent of one another. To maximize data

throughput, both read and write ports are equipped with DDR

interfaces. Each address location is associated with four 8-bit

words (CY7C1241KV18), 9-bit words (CY7C1256KV18), 18-bit

words (CY7C1243KV18), or 36-bit words (CY7C1245KV18) that

burst sequentially into or out of the device. Because data is

transferred into and out of the device on every rising edge of both

input clocks (K and K), memory bandwidth is maximized while

simplifying system design by eliminating bus “turnarounds”.

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Echo clocks (CQ and CQ) simplify data capture in high speed

systems

■ Data valid pin (QVLD) to indicate valid data on the output

■ Single multiplexed address input bus latches address inputs

for read and write ports

■ Separate port selects for depth expansion

■ Synchronous internally self-timed writes

■ QDR^®II+ operates with 2.0 cycle read latency when DOFF is

asserted HIGH

■ OperatessimilartoQDRIdevicewith1cyclereadlatencywhen

DOFF is asserted LOW

■ Available in × 8, × 9, × 18, and × 36 configurations

■ Full data coherency, providing most current data

[1]

■ Core V_DD= 1.8 V ± 0.1 V; I/O V_DDQ= 1.4 V to V_DD

❐ Supports both 1.5 V and 1.8 V I/O supply

■ HSTL inputs and variable drive HSTL output buffers

■ Available in 165-ball FBGA package (13 × 15 × 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ JTAG 1149.1 compatible test access port

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

■ Phase-locked loop (PLL) for accurate data placement

Table 1. Selection Guide

Description

Maximum operating frequency

450 MHz

400 MHz

400

375 MHz

375

333 MHz

333

Unit

MHz

450

710

720

1020

Maximum operating current

× 8

× 9

650

620

560

650

620

560

× 18

× 36

660

630

570

920

870

790

Note

1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support V

= 1.4 V to V

DDQ

Cypress Semiconductor Corporation

Document Number: 001-57832 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 24, 2011

[+] Feedback

12 3 4 5 6 7...28

中文翻译

下载PDF

CY7C1245KV18-400BZXC 替代型号

型号	品牌	替代类型	描述	数据表
CY7C1245KV18-400BZC	CYPRESS	完全替代	36-Mbit QDRÂ® II SRAM 4-Word Burst Architectu
CY7C1245KV18-400BZXI	CYPRESS	类似代替	QDR SRAM, 1MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBG

与CY7C1245KV18-400BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1245KV18-400BZXI	CYPRESS	获取价格	QDR SRAM, 1MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBG
CY7C1245KV18-400BZXI	INFINEON	获取价格	Synchronous SRAM
CY7C1245KV18-450BZC	CYPRESS	获取价格	36-Mbit QDRÂ® II SRAM 4-Word Burst Architectu
CY7C1245V18	CYPRESS	获取价格	36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1245V18-300BZC	CYPRESS	获取价格	36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1245V18-300BZI	CYPRESS	获取价格	36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1245V18-300BZXC	CYPRESS	获取价格	36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1245V18-300BZXI	CYPRESS	获取价格	36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1245V18-333BZXC	CYPRESS	获取价格	QDR SRAM, 1MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBG
CY7C1245V18-375BZC	CYPRESS	获取价格	QDR SRAM, 1MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165

与CY7C1245KV18-400BZXC相关文章

解读BSS138W数据手册：引脚信息、电气参数及替换型号推荐
2024-06-19

5
深入解读2N7002E数据手册：引脚图说明、应用与替换型号推荐
2024-06-19

4
手册资料解析：OPA2277UA引脚图信息、电气参数
2024-06-19

5
手册解析：INA826AIDR引脚图及功能说明、电气参数介绍
2024-06-19

5

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1245KV18-400BZXC

CY7C1245KV18-400BZXC 技术参数

CY7C1245KV18-400BZXC 数据手册

CY7C1245KV18-400BZXC 替代型号

与CY7C1245KV18-400BZXC相关器件

与CY7C1245KV18-400BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1245KV18-400BZXC

CY7C1245KV18-400BZXC 技术参数

CY7C1245KV18-400BZXC 数据手册

CY7C1245KV18-400BZXC 替代型号

与CY7C1245KV18-400BZXC相关器件

与CY7C1245KV18-400BZXC相关文章

您还可以找

您在本页遇到什么问题？