Datasheet > 存储 > SRAM> CY7C1024AV33-12BGI

CY7C1024AV33-12BGI

更新时间： 2024-02-22 01:42:12

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
11页	223K
描述
128K x 24 Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1024AV33-12BGI 数据手册

浏览型号CY7C1024AV33-12BGI的Datasheet PDF文件第2页

浏览型号CY7C1024AV33-12BGI的Datasheet PDF文件第3页

浏览型号CY7C1024AV33-12BGI的Datasheet PDF文件第4页

浏览型号CY7C1024AV33-12BGI的Datasheet PDF文件第5页

浏览型号CY7C1024AV33-12BGI的Datasheet PDF文件第6页

024AV33

CY7C1024AV33

128K x 24 Static RAM

Writing to the device is accomplished by taking Chip Enable

(CE1, CE2, CE3) active and Write Enable (WE) inputs LOW.

Data on the 24 I/O pins (I/O₀through I/O₂₃) is then written into

the location specified on the address pins (A₀through A₁₆).

Features

• High speed

— t_AA= 10 ns

Reading from the device is accomplished by taking Chip

Enable (CE1, CE2, CE3) active and Output Enable (OE) LOW

while forcing Write Enable (WE) HIGH. Under these condi-

tions, the contents of the memory location specified by the

address pins will appear on the I/O pins.

• CMOS for optimum speed/power

• Center power/ground pinout

• Automatic power-down when deselected

• Easy memory expansion with CE1, CE2, CE3 and OE

options

The 24 input/output pins (I/O₀through I/O₂₃) are placed in a

high-impedance state when the device is deselected (CE

HIGH), the outputs are disabled (OE HIGH), or during a write

operation (CE1, CE3 LOW, CE2 HIGH, and WE LOW).

Functional Description^[1]

The CY7C1024AV33 is a high-performance CMOS static RAM

organized as 131,072 words by 24 bits. Easy memory expan-

sion is provided by an active LOW CE1, CE3, active HIGH

CE2, an active LOW Output Enable (OE), and three-state driv-

ers. This device has an automatic power-down feature that

significantly reduces power consumption when deselected.

The CY7C1024AV33 is available in a standard 119-ball BGA

package and a 100-pin TQFP package.

Functional Block Diagram

V_CC

V_SS

A₀

MEMORY ARRAY

128K X 24

CE#

CE1#

CE2

WE#

OE#

COLUMN

DECODER

CONTROL

A₁₆

Selection Guide

7C1024AV33-10

7C1024AV33-12

7C1024AV33-15

Maximum Access Time (ns)

275

250

225

Maximum Operating Current (mA)

Maximum Standby Current (mA)

Note:

1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05149 Rev. *B

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised November 13, 2002

12 3 4 5 6 7...11

中文翻译

下载PDF

与CY7C1024AV33-12BGI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1024AV33-15AC	ROCHESTER	获取价格	128KX24 STANDARD SRAM, 15ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1024AV33-15AC	CYPRESS	获取价格	128K x 24 Static RAM
CY7C1024AV33-15BGC	CYPRESS	获取价格	128K x 24 Static RAM
CY7C1024AV33-15BGI	CYPRESS	获取价格	128K x 24 Static RAM
CY7C1024DV33	CYPRESS	获取价格	3-Mbit (128K X 24) Static RAM
CY7C1024DV33_07	CYPRESS	获取价格	3-Mbit (128K X 24) Static RAM
CY7C1024DV33_09	CYPRESS	获取价格	3-Mbit (128K X 24) Static RAM
CY7C1024DV33-10BGXI	CYPRESS	获取价格	3-Mbit (128K X 24) Static RAM
CY7C1024DV33-10BGXIT	CYPRESS	获取价格	Standard SRAM, 128KX24, 10ns, CMOS, PBGA119, 22 X 14 MM, 2.40 MM HEIGHT, LEAD FREE, PLASTI
CY7C1024DV33-8BGXC	CYPRESS	获取价格	3-Mbit (128K X 24) Static RAM