5秒后页面跳转
CY7C1024DV33-8BGXC PDF预览

CY7C1024DV33-8BGXC

更新时间: 2024-09-28 05:19:03
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器
页数 文件大小 规格书
8页 299K
描述
3-Mbit (128K X 24) Static RAM

CY7C1024DV33-8BGXC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:BGA, BGA119,7X17,50
针数:119Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.83最长访问时间:8 ns
I/O 类型:COMMONJESD-30 代码:R-PBGA-B119
JESD-609代码:e1长度:22 mm
内存密度:3145728 bit内存集成电路类型:STANDARD SRAM
内存宽度:24湿度敏感等级:3
功能数量:1端子数量:119
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX24
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA119,7X17,50
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:2.4 mm最大待机电流:0.025 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.185 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:14 mmBase Number Matches:1

CY7C1024DV33-8BGXC 数据手册

 浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第2页浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第3页浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第4页浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第5页浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第6页浏览型号CY7C1024DV33-8BGXC的Datasheet PDF文件第7页 
CY7C1024DV33  
PRELIMINARY  
3-Mbit (128K X 24) Static RAM  
Features  
Functional Description  
• High speed  
The CY7C1024DV33 is a high-performance CMOS static  
RAM organized as 128K words by 24 bits. This device has an  
automatic power-down feature that significantly reduces  
power consumption when deselected.  
— tAA = 8 ns  
• Low active power  
— ICC = 185 mA @ 8 ns  
• Low CMOS standby power  
— ISB2 = 25 mA  
To write to the device, enable the chip (CE1 LOW, CE2 HIGH  
and CE3 LOW) while forcing the Write Enable (WE) input  
LOW.  
To read from the device, enable the chip by taking CE1 LOW  
CE2 HIGH and CE3 LOW while forcing the Output Enable (OE)  
LOW and the Write Enable (WE) HIGH. See the truth table at  
the back of this data sheet for a complete description of Read  
and Write modes.  
• Operating voltages of 3.3 ± 0.3V  
• 2.0V data retention  
• Automatic power-down when deselected  
• TTL-compatible inputs and outputs  
The 24 I/O pins (I/O0–I/O23) are placed in a high-impedance  
state when all the chip selects are HIGH or when the output  
enable (OE) is HIGH during a READ mode. For further details,  
refer to the truth table of this data sheet.  
• Easy memory expansion with CE1, CE2 and CE3  
features  
• Available in Pb-Free Standard 119-ball PBGA  
Functional Block Diagram  
INPUT BUFFER  
A
0
A
1
A
2
A
4
3
128K x 24  
ARRAY  
A
I/O0–I/O23  
A
5
6
A
A
7
A
8
A
9
CE1, CE2, CE3  
COLUMN  
DECODER  
WE  
CONTROL LOGIC  
OE  
Selection Guide  
–8  
8
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
185  
25  
mA  
mA  
Maximum CMOS Standby Current  
Cypress Semiconductor Corporation  
Document #: 001-08353 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised September 4, 2006  
[+] Feedback  

与CY7C1024DV33-8BGXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C102A-12PC ETC

获取价格

x4 SRAM
CY7C102A-12VC CYPRESS

获取价格

Standard SRAM, 256KX4, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-15DMB ETC

获取价格

x4 SRAM
CY7C102A-15PC ETC

获取价格

x4 SRAM
CY7C102A-15VC ETC

获取价格

x4 SRAM
CY7C102A-15VCR CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-15VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-20DMB ETC

获取价格

x4 SRAM
CY7C102A-20PC ETC

获取价格

x4 SRAM
CY7C102A-20VC ETC

获取价格

x4 SRAM