5秒后页面跳转
CY7C1024DV33-10BGXIT PDF预览

CY7C1024DV33-10BGXIT

更新时间: 2024-01-27 12:13:24
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 300K
描述
Standard SRAM, 128KX24, 10ns, CMOS, PBGA119, 22 X 14 MM, 2.40 MM HEIGHT, LEAD FREE, PLASTIC, BGA-119

CY7C1024DV33-10BGXIT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:22 X 14 MM, 2.40 MM HEIGHT, LEAD FREE, PLASTIC, BGA-119
Reach Compliance Code:compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.84
最长访问时间:10 nsI/O 类型:COMMON
JESD-30 代码:R-PBGA-B119JESD-609代码:e1
长度:22 mm内存密度:3145728 bit
内存集成电路类型:STANDARD SRAM内存宽度:24
湿度敏感等级:3功能数量:1
端子数量:119字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX24输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:HBGA
封装等效代码:BGA119,7X17,50封装形状:RECTANGULAR
封装形式:GRID ARRAY, HEAT SINK/SLUG并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:2.4 mm
最大待机电流:0.025 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.175 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

CY7C1024DV33-10BGXIT 数据手册

 浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第2页浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第3页浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第4页浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第5页浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第6页浏览型号CY7C1024DV33-10BGXIT的Datasheet PDF文件第7页 
CY7C1024DV33  
3-Mbit (128K X 24) Static RAM  
Features  
Functional Description  
High speed  
tAA = 10 ns  
Low active power  
ICC = 175 mA at 10 ns  
Low CMOS standby power  
ISB2 = 25 mA  
The CY7C1024DV33 is a high performance CMOS static RAM  
organized as 128K words by 24 bits. This device has an  
automatic power down feature that significantly reduces power  
consumption when deselected.  
To write to the device, enable the chip (CE1 LOW, CE2 HIGH,  
and CE3 LOW), while forcing the Write Enable (WE) input LOW.  
To read from the device, enable the chip by taking CE1 LOW, CE2  
HIGH, and CE3 LOW while forcing the Output Enable (OE) LOW  
and the Write Enable (WE) HIGH. See the Truth Table on page  
7 for a complete description of Read and Write modes.  
Operating voltages of 3.3 ± 0.3V  
2.0V data retention  
The 24 I/O pins (I/O0 to I/O23) are placed in a high impedance  
state when the device is deselected (CE1 HIGH, CE2 LOW, or  
CE3 HIGH) or when the output enable (OE) is HIGH during a  
write operation. (CE1 LOW, CE2 HIGH, CE3 LOW, and WE  
LOW).  
Automatic power down when deselected  
TTL compatible inputs and outputs  
Easy memory expansion with CE1, CE2, and CE3 features  
Available in Pb-free standard 119-ball PBGA  
Logic Block Diagram  
INPUT BUFFER  
I/O0 – I/O23  
128K x 24  
ARRAY  
A(9:0)  
CE1, CE2, CE3  
COLUMN  
DECODER  
WE  
CONTROL LOGIC  
OE  
A(16:10)  
Cypress Semiconductor Corporation  
Document Number: 001-08353 Rev. *C  
198 Champion Court  
San Jose  
,
CA 95134-1709  
408-943-2600  
Revised November 6, 2008  
[+] Feedback  

CY7C1024DV33-10BGXIT 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1024DV33-10BGXI CYPRESS

完全替代

3-Mbit (128K X 24) Static RAM

与CY7C1024DV33-10BGXIT相关器件

型号 品牌 获取价格 描述 数据表
CY7C1024DV33-8BGXC CYPRESS

获取价格

3-Mbit (128K X 24) Static RAM
CY7C102A-12PC ETC

获取价格

x4 SRAM
CY7C102A-12VC CYPRESS

获取价格

Standard SRAM, 256KX4, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-15DMB ETC

获取价格

x4 SRAM
CY7C102A-15PC ETC

获取价格

x4 SRAM
CY7C102A-15VC ETC

获取价格

x4 SRAM
CY7C102A-15VCR CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-15VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C102A-20DMB ETC

获取价格

x4 SRAM
CY7C102A-20PC ETC

获取价格

x4 SRAM