Datasheet > CY3764VP100-143BBXC

CY3764VP100-143BBXC

更新时间： 2024-11-23 00:00:55

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
65页	1739K
描述
5V, 3.3V, ISRTM High-Performance CPLDs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY3764VP100-143BBXC 数据手册

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第2页

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第3页

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第4页

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第5页

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第6页

浏览型号CY3764VP100-143BBXC的Datasheet PDF文件第7页

Ultra37000 CPLD Family

5V, 3.3V, ISR™ High-Performance CPLDs

Features

General Description

• In-System Reprogrammable™ (ISR™) CMOS CPLDs

— JTAG interface for reconfigurability

— Design changes do not cause pinout changes

— Design changes do not cause timing changes

• High density

The Ultra37000™ family of CMOS CPLDs provides a range of

high-density programmable logic solutions with unparalleled

system performance. The Ultra37000 family is designed to

bring the flexibility, ease of use, and performance of the 22V10

to high-density CPLDs. The architecture is based on a number

of logic blocks that are connected by a Programmable Inter-

connect Matrix (PIM). Each logic block features its own

product term array, product term allocator, and 16 macrocells.

The PIM distributes signals from the logic block outputs and all

input pins to the logic block inputs.

— 32 to 512 macrocells

— 32 to 264 I/O pins

— Five dedicated inputs including four clock pins

• Simple timing model

All of the Ultra37000 devices are electrically erasable and

In-System Reprogrammable (ISR), which simplifies both

design and manufacturing flows, thereby reducing costs. The

ISR feature provides the ability to reconfigure the devices

without having design changes cause pinout or timing

changes. The Cypress ISR function is implemented through a

JTAG-compliant serial interface. Data is shifted in and out

through the TDI and TDO pins, respectively. Because of the

superior routability and simple timing model of the Ultra37000

devices, ISR allows users to change existing logic designs

while simultaneously fixing pinout assignments and

maintaining system performance.

— No fanout delays

— No expander delays

— No dedicated vs. I/O pin delays

— No additional delay through PIM

— No penalty for using full 16 product terms

— No delay for steering or sharing product terms

• 3.3V and 5V versions

• PCI-compatible^[1]

The entire family features JTAG for ISR and boundary scan,

and is compatible with the PCI Local Bus specification,

meeting the electrical and timing requirements. The

Ultra37000 family features user programmable bus-hold

capabilities on all I/Os.

• Programmable bus-hold capabilities on all I/Os

• Intelligent product term allocator provides:

— 0 to 16 product terms to any macrocell

— Product term steering on an individual basis

— Product term sharing among local macrocells

• Flexible clocking

Ultra37000 5.0V Devices

The Ultra37000 devices operate with a 5V supply and can

support 5V or 3.3V I/O levels. V_CCOconnections provide the

capability of interfacing to either a 5V or 3.3V bus. By

connecting the V_CCOpins to 5V the user insures 5V TTL levels

on the outputs. If V_CCOis connected to 3.3V the output levels

meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.

These devices require 5V ISR programming.

— Four synchronous clocks per device

— Product term clocking

— Clock polarity control per logic block

• Consistent package/pinout offeringacrossall densities

— Simplifies design migration

Ultra37000V 3.3V Devices

— Same pinout for 3.3V and 5.0V devices

• Packages

Devices operating with a 3.3V supply require 3.3V on all V_CCO

pins, reducing the device’s power consumption. These

devices support 3.3V JEDEC standard CMOS output levels,

and are 5V-tolerant. These devices allow 3.3V ISR

programming.

— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,

BGA, and Fine-Pitch BGA packages

— Lead(Pb)-free packages available

Note:

1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V , PCI V = 2V.

Cypress Semiconductor Corporation

Document #: 38-03007 Rev. *D

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised October 25, 2004

12 3 4 5 6 7...65

中文翻译

下载PDF

与CY3764VP100-143BBXC相关器件

型号	品牌	获取价格	描述	数据表
CY3764VP100-143BGXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-143JXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-143NTXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-143NXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-143UXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-143YXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-154AXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-154BAXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-154BBXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3764VP100-154BGXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs

与CY3764VP100-143BBXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

26
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

CY3764VP100-143BBXC

CY3764VP100-143BBXC 数据手册

与CY3764VP100-143BBXC相关器件

与CY3764VP100-143BBXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY3764VP100-143BBXC

CY3764VP100-143BBXC 数据手册

与CY3764VP100-143BBXC相关器件

与CY3764VP100-143BBXC相关文章

您还可以找

您在本页遇到什么问题？