Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
CY29FCT818T
SCCS012 - May 1994 - Revised February 2000
Diagnostic Scan Register
ter is designed for applications, such as diagnostics in sequen-
tial circuits, where it is desirable to load known data at a spe-
cific location in the circuit and to read the data at that location.
Features
• Function,pinoutanddrivecompatiblewithFCT,FLogic
and AM29818
• FCT-C speed at 6.0 ns max. (Com’l),
FCT-A speed at 12.0 ns max. (Mil)
• Reduced VOH (typically = 3.3V) versions of equivalent
FCT functions
• Edge-rate control circuitry for significantly improved
noise characteristics
The shadow registers can load data from the output of the
FCT818T, and can be used as a right-shift register with
bit-serial input SDI and output SDO, using DCLK. The data
register input is multiplexed to enable loading from the shadow
register or from the data input pins using PCLK. Note that data
can be loaded simultaneously from the shadow register to the
pipeline register, and from the pipeline register to the shadow
register provided set-up and hold time requirements are
satisfied with respect to the two independent clock inputs.
• Power-off disable feature
• Matched rise and fall times
• Fully compatible with TTL input and output logic levels
In a typical application, the general-purpose register in the
FCT818T replaces an 8-bit data register in the normal data
path of a system. The shadow register is placed in an auxiliary
bit-serial loop which is used for diagnostics. During diagnostic
operation, data is shifted serially into the shadow register, then
transferred to the general purpose register to load a known
value into the data path. To read the contents at that point in
the data path, the data is transferred from the data register into
the shadow register, then shifted serially in the auxiliary
diagnostic loop to make it accessible to the diagnostics
controller. This data is then compared with the expected value
to diagnose faulty operation of the sequential circuit.
• Sink current
64 mA (Com’l),
20 mA (Mil)
Source current 32 mA (Com’l),
3 mA (Mil)
• 8-Bit pipeline and shadow register
• ESD > 2000V
Functional Description
The FCT818T contains a high-speed 8-bit general-purpose
data pipeline register and a high-speed 8-bit shadow register.
The general-purpose register can be used in an 8-bit wide
data path for a normal system application. The shadow regis-
The outputs are designed with a power-off disable feature to
allow for live insertion of boards.
Logic Block Diagram
Pin Configurations
DIP, SOIC, QSOP
LCC
Top View
Top View
1
24
V
OE
CC
D −D
0
7
2
3
4
5
6
DCLK
23
22
21
MODE
SDI
8-BIT
11 10
9 8 7 6 5
Y
0
D
0
SHADOW
REGISTER
DCLK
D
4
SDO
0
12
13
14
15
16
D
7
Y
1
D
1
DCLK
OE
NC
3
2
1
SDI
GND
NC
PCLK
SDO
Y
2
20
19
18
17
16
D
2
Y
3
D
3
D
4
D
5
D
6
D
7
CLK
S −S
0
V
cc
7
28
27
26
Y
4
7
8
MODE
Y
0
17
18
Y
5
8
Y
7
D
Q
Y
6
19 2021 222324 25
9
Y
7
10
11
12
15
14
MODE
SDO
MUX
SDI
GND
PCLK
13
8
8-BIT
PCLK
OE
PIPELINE
REGISTER
P −P
0
7
8
8
Y −Y
0
7
Copyright © 2000, Texas Instruments Incorporated