Datasheet > CX6222(256LBGA)

CX6222(256LBGA)

更新时间： 2024-11-20 19:10:35

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
2页	65K
描述
Programmable Logic Device

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CX6222(256LBGA) 技术参数

生命周期：	Contact Manufacturer	Reach Compliance Code：	compliant
风险等级：	5.58	Is Samacsys：	N
Base Number Matches：	1

CX6222(256LBGA) 数据手册

Product Brief

CX6200

Structured ASIC with USB 2.0 PHY

Product Description

The CX6200 product family—a member of the latest generation of Structured ASICs from ChipX—

combines built-in, silicon-proven, industry standard PHYs for USB 2.0 High Speed On-the-Go (OTG)

with the well-proven X-Cell™ Structured ASIC architecture to provide industry leading performance

using the UMC eight-metal high-speed 0.13-mm deep submicron process. Up to four metal layers are

used for customization, allowing ChipX to hold wafers at bank with most of the processing

completed. Prototypes are manufactured, assembled, tested, and shipped in just 4 to 5 weeks.

The built-in, silicon-proven USB 2.0 HS OTG PHY, in combination with ChipX validated,

synthesizable processors and USB Host, Device, and OTG controllers, form a complete,

interoperability-proven, USB subsystem capable of achieving USB-IF compliance. You can also use

your own USB controller and processor of choice where desired. The USB subsystem on the

CX6200 family of products removes complexity and risk of IP selection and IP interoperability testing,

enabling faster time to market.

Table 1. CX6200 Product Matrix

Part Number Usable Gates Memory (Kbits)

Maximum

PLL

USB 2.0

[KGates]

(9-Kb Banks) Configurable 10 MHz–1 GHz OTG PHY

I/O*

Packages

CX6210

CX6211

CX6212

CX6214

CX6215

CX6216

CX6220

CX6222

CX6237

CX6273

CX6275

CX6277

140

324 (36)

306 (34)

288 (32)

306 (34)

270 (30)

234 (26)

288 (32)

252 (28)

216 (24)

1044 [116]

918 [102]

846 [94]

120

130

140

144

150

160

170

184

200

238

254

280