5秒后页面跳转
CS4461-CZZ PDF预览

CS4461-CZZ

更新时间: 2024-01-28 06:51:36
品牌 Logo 应用领域
凌云 - CIRRUS /
页数 文件大小 规格书
11页 255K
描述
Multi-Bit A/D for Class-D Real-Time PSR Feedback

CS4461-CZZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Not Recommended零件包装代码:TSSOP
包装说明:TSSOP, TSSOP24,.25针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.23
最大模拟输入电压:3.9 V最小模拟输入电压:1.1 V
转换器类型:ADC, DELTA-SIGMAJESD-30 代码:R-PDSO-G24
JESD-609代码:e3长度:7.8 mm
湿度敏感等级:3模拟输入通道数量:1
功能数量:1端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
输出位码:BINARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3,5 V
认证状态:Not Qualified采样并保持/跟踪并保持:SAMPLE
座面最大高度:1.1 mm子类别:Analog to Digital Converters
标称供电电压:5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:4.4 mmBase Number Matches:1

CS4461-CZZ 数据手册

 浏览型号CS4461-CZZ的Datasheet PDF文件第5页浏览型号CS4461-CZZ的Datasheet PDF文件第6页浏览型号CS4461-CZZ的Datasheet PDF文件第7页浏览型号CS4461-CZZ的Datasheet PDF文件第9页浏览型号CS4461-CZZ的Datasheet PDF文件第10页浏览型号CS4461-CZZ的Datasheet PDF文件第11页 
CS4461  
4. APPLICATIONS  
4.1  
Digital Connections  
PSR_MCLK provides the system clock for the CS4461. PSR_SYNC and PSR_DATA provide the output of  
the modulator to the class-D modulator with feedback capabilities. Series damping resistors should be used  
on PSR_MCLK, PSR_SYNC, and PSR_DATA to minimize noise. These should be placed as close as pos-  
sible to their signal source. The pin labeled TEST should also be pulled low to GND through a 47 kresistor  
to minimize noise coupling into the ADC modulator.  
4.2  
Analog Connections  
The analog modulator samples the input at PSR_MCLK/4 (6.144 MHz with PSR_MCLK=24.576 MHz).  
Figure 2 shows the suggested analog input filter. This filter topology will correctly buffer the power supply’s  
AC and DC components for PSR processing by the class-D modulator. The use of capacitors which have a  
large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade sig-  
nal linearity. C0G dielectrics should be used wherever possible. R1 and R2 should be used to scale VP  
(class-D amplifier high voltage power supply) to less than the CS4461 maximum AIN+/AIN- input voltage  
(3.9 V).  
2 k  
2 kΩ  
120 pF  
VP  
+5.0 V  
+5.0 V  
R1  
-
90.9 Ω  
AIN+  
+
-
90.9 Ω  
649 Ω  
+
R2  
2200 pF  
C0G  
CS4461  
120 pF  
649 Ω  
AIN-  
Figure 2. CS4461 Recommended Analog Input Buffer  
The following equation can be used to scale R1 and R2:  
2 * (VP * (1 + % )) * (R2 / (R1 + R2)) < 3.9 V  
VP_Ripple  
Example (VP = 40 V, %  
= 4%):  
VP_Ripple  
2 * (40 * (1 + 0.04)) * (1.96 k/ (40.2 k+ 1.96 k) = 3.87 V  
8
DS650F1  

与CS4461-CZZ相关器件

型号 品牌 描述 获取价格 数据表
CS4461-CZZR CIRRUS Multi-Bit A/D for Class-D Real-Time PSR Feedback

获取价格

CS4461-DZZ CIRRUS Multi-Bit A/D for Class-D Real-Time PSR Feedback

获取价格

CS4461-DZZR CIRRUS Multi-Bit A/D for Class-D Real-Time PSR Feedback

获取价格

CS4468A3 HVPSI 180 KV RECTIFIER

获取价格

CS4-48 SUPERWORLD POWER TRANSFORMER

获取价格

CS44800 CIRRUS 8-Channel Digital Amplifier Controller

获取价格