CS42L51
1. PIN DESCRIPTIONS - SOFTWARE (HARDWARE) MODE
32
31
30
29
28
27
26
25
LRCK
SDA/CDIN (MCLKDIV2)
SCL/CCLK (I²S/LJ)
ADO/CS (DEM)
AIN1B
AIN1A
AFILTB
AFILTA
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
CS42L51
VA_HP
AIN2B/BIAS
AIN2A
FLYP
GND_HP
FLYN
MICIN2/BIAS/AIN3B
MICIN1/AIN3A
9
10
11
12
13
14
15
16
Pin Name
#
Pin Description
Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
serial audio data line.
1
LRCK
Serial Control Data (Input/Output) - SDA is a data I/O in I²C Mode. CDIN is the input data line for the
control port interface in SPI Mode.
SDA/CDIN
(MCLKDIV2)
2
3
4
MCLK Divide by 2 (Input) - Hardware Mode: Divides the MCLK by 2 prior to all internal circuitry.
Serial Control Port Clock (Input) - Serial clock for the serial control port.
SCL/CCLK
(I²S/LJ)
Interface Format Selection (Input) - Hardware Mode: Selects between I²S & Left-Justified interface for-
mats for the ADC & DAC.
Address Bit 0 (I²C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I²C Mode; CS
is the chip-select signal for SPI format.
AD0/CS
(DEM)
De-Emphasis (Input) - Hardware Mode: Enables/disables the de-emphasis filter.
5
6
7
8
VA_HP
FLYP
Analog Power For Headphone (Input) - Positive power for the internal analog headphone section.
Charge Pump Cap Positive Node (Input) - Positive node for the external charge pump capacitor.
Analog Ground (Input) - Ground reference for the internal headphone/charge pump section.
Charge Pump Cap Negative Node (Input) - Negative node for the external charge pump capacitor.
GND_HP
FLYN
Negative Voltage From Charge Pump (Output) - Negative voltage rail for the internal analog head-
phone section.
9
VSS_HP
DS679F1
7