5秒后页面跳转
CS42L51-CNZR PDF预览

CS42L51-CNZR

更新时间: 2024-01-19 19:15:33
品牌 Logo 应用领域
凌云 - CIRRUS 解码器编解码器放大器
页数 文件大小 规格书
83页 1355K
描述
Low Power, Stereo CODEC with Headphone Amp

CS42L51-CNZR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.04Is Samacsys:N
其他特性:ALSO OPERATE WITH 2.37V TO 2.63V SUPPLY商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm湿度敏感等级:3
功能数量:1端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8/2.5 V认证状态:Not Qualified
座面最大高度:1 mm子类别:Other Consumer ICs
最大供电电压 (Vsup):1.89 V最小供电电压 (Vsup):1.65 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:5 mm
Base Number Matches:1

CS42L51-CNZR 数据手册

 浏览型号CS42L51-CNZR的Datasheet PDF文件第1页浏览型号CS42L51-CNZR的Datasheet PDF文件第2页浏览型号CS42L51-CNZR的Datasheet PDF文件第3页浏览型号CS42L51-CNZR的Datasheet PDF文件第5页浏览型号CS42L51-CNZR的Datasheet PDF文件第6页浏览型号CS42L51-CNZR的Datasheet PDF文件第7页 
CS42L51  
4.5.3 High-Impedance Digital Output ........................................................................... 38  
4.5.4 Quarter- and Half-Speed Mode ........................................................................... 39  
4.6 Digital Interface Formats ................................................................................................. 39  
4.7 Initialization ...................................................................................................................... 40  
4.8 Recommended Power-Up Sequence .............................................................................. 40  
4.9 Recommended Power-Down Sequence ......................................................................... 41  
4.10 Software Mode .............................................................................................................. 42  
4.10.1 SPI Control ........................................................................................................ 42  
4.10.2 I²C Control ......................................................................................................... 42  
4.10.3 Memory Address Pointer (MAP) ....................................................................... 44  
4.10.3.1 Map Increment (INCR) .......................................................................... 44  
5. REGISTER QUICK REFERENCE .......................................................................................... 45  
6. REGISTER DESCRIPTION .................................................................................................... 47  
6.1 Chip I.D. and Revision Register (Address 01h) (Read Only) ........................................... 47  
6.2 Power Control 1 (Address 02h) ....................................................................................... 47  
6.3 MIC Power Control & Speed Control (Address 03h) ...................................................... 48  
6.4 Interface Control (Address 04h) ...................................................................................... 49  
6.5 MIC Control (Address 05h) .............................................................................................. 51  
6.6 ADC Control (Address 06h) ............................................................................................. 52  
6.7 ADCx Input Select, Invert & Mute (Address 07h) ............................................................ 53  
6.8 DAC Output Control (Address 08h) ................................................................................. 54  
6.9 DAC Control (Address 09h) ............................................................................................. 55  
6.10 ALCX & PGAX Control:  
ALCA, PGAA (Address 0Ah) & ALCB, PGAB (Address 0Bh) ..................................... 56  
6.11 ADCx Attenuator:  
ADCA (Address 0Ch) & ADCB (Address 0Dh) ............................................................ 57  
6.12 ADCx Mixer Volume Control:  
ADCA (Address 0Eh) & ADCB (Address 0Fh) ............................................................. 58  
6.13 PCMX Mixer Volume Control:  
PCMA (Address 10h) & PCMB (Address 11h) ............................................................. 59  
6.14 Beep Frequency & Timing Configuration (Address 12h) ............................................... 60  
6.15 Beep Off Time & Volume (Address 13h) ....................................................................... 61  
6.16 Beep Configuration & Tone Configuration (Address 14h) ............................................. 62  
6.17 Tone Control (Address 15h) .......................................................................................... 63  
6.18 AOUTx Volume Control:  
AOUTA (Address 16h) & AOUTB (Address 17h) ......................................................... 64  
6.20 Limiter Threshold SZC Disable (Address 19h) .............................................................. 65  
6.21 Limiter Release Rate Register (Address 1Ah) ............................................................... 66  
6.22 Limiter Attack Rate Register (Address 1Bh) .................................................................. 67  
6.23 ALC Enable & Attack Rate (Address 1Ch) .................................................................... 67  
6.24 ALC Release Rate (Address 1Dh) ................................................................................. 68  
6.25 ALC Threshold (Address 1Eh) ....................................................................................... 69  
6.26 Noise Gate Configuration & Misc. (Address 1Fh) .......................................................... 70  
6.27 Status (Address 20h) (Read Only) ................................................................................ 71  
6.28 Charge Pump Frequency (Address 21h) ....................................................................... 71  
7. ANALOG PERFORMANCE PLOTS ...................................................................................... 72  
7.1 Headphone THD+N versus Output Power Plots ............................................................. 72  
7.2 ADC_FILT+ Capacitor Effects on THD+N ....................................................................... 74  
8. EXAMPLE SYSTEM CLOCK FREQUENCIES ...................................................................... 75  
8.1 Auto Detect Enabled ........................................................................................................ 75  
8.2 Auto Detect Disabled ....................................................................................................... 76  
9. PCB LAYOUT CONSIDERATIONS ....................................................................................... 77  
9.1 Power Supply, Grounding ................................................................................................ 77  
9.2 QFN Thermal Pad ........................................................................................................... 77  
4
DS679A2  

与CS42L51-CNZR相关器件

型号 品牌 描述 获取价格 数据表
CS42L51-DNZ CIRRUS Low Power, Stereo CODEC with Headphone Amp

获取价格

CS42L51-DNZR CIRRUS Low Power, Stereo CODEC with Headphone Amp

获取价格

CS42L52 CIRRUS Low Power, Stereo CODEC w/Headphone & Speaker Amps

获取价格

CS42L52_08 CIRRUS 2Low-power, Stereo CODEC w/ Headphone & Speaker Amps

获取价格

CS42L52-CNZ CIRRUS 2Low-power, Stereo CODEC w/ Headphone & Speaker Amps

获取价格

CS42L52-CNZR CIRRUS 2Low-power, Stereo CODEC w/ Headphone & Speaker Amps

获取价格