Datasheet > CS200HP

CS200HP

更新时间： 2024-11-29 09:32:15

品牌	Logo	应用领域
富士通 - FUJITSU		/
页数	文件大小	规格书
2页	505K
描述
65nm CMOS Standard Cell

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CS200HP 数据手册

65nm CMOS Standard Cell

CS200 ASIC Series

Server/

Network

HS-Tr

D-

Low Power

LLiinneeuupp

STDD--Tr

STD-Tr

CS200LL

CS200A

UHS-Tr

HV-Tr

D-

HV-Tr

HS-Tr

High End Server

High

High Performance

Performance

Lineup CS200HP

Mobile

Computing

STD-Tr

Lineup CS200

Digital Consumer

LL-Tr

UHS: Ultra High Speed, HS: High Speed

STD: Standard, LL: Low Leakage

Cellular Phone

Fast

Speed

Features

• High integration

• Application specific IPs

– Transistor of 30–50nm gate length (ITRS road map 65nm)

– 12-layer fine pitch, copper wiring, and low-K insulating

material techniques

– Maximum 180 million gates, nearly twice that of 90nm

technology

– Computational cores: ARM7, 9, 11, Communication and

Digital-AV DSP

– Mixed signals: Wide range of ADCs and DACs

– HSIF logics: PCI-Express, XAUI, SATA, DDR, USB, HDMI

• High-speed interface SerDes macros (~10Gbps data rate)

• Wide range of PLLs: standard to high-speed 1.6GHz

• Standard I/Os: LVTTL, SSTL, HSTL, LVDS, P-CML

• Wide supply voltage (0.80V to 1.30V for core)

• Triple Vth Transistor options

• Various packages available (QFP, FBGA, EBGA, PBGA,

FC-BGA)

• Design methodology and support

– 50% reduction in SRAM cell size

– 30% increase in performance over 90nm

• Low power consumption/low leakage current

• I/O with pad structure with fine pad pitch technology for chip

size reduction

• High-speed library and low-power library available

– High speed: CS200HP

– Low leak: CS200L

– Methodology in place to support multi-million-gates

hierarchical designs

– Excellent design center support at Sunnyvale and Dallas

– Worldwide service organizations for global support

• Higher performance, gate propagation delay tpd = 4.4ps

(@1.2V, inverter, and F/O = 1, CS200HP)

• Compiled memory macros: 1T and 6T SRAMs, and ROM

Description

CS200 Series, 65nm standard cells CMOS process technology,

addresses the design challenges of the PDA and mobile computing

market in low power and multi-functionality. It also addresses

the need of ultra high performance design in leading-edge

networking, server computing, and in complex telecom

equipment applications. 65nm technology is available in 300mm

fabrication and supports high volume wafer capacity in multiple

manufacturing locations.

中文翻译

下载PDF

与CS200HP相关器件

型号	品牌	获取价格	描述	数据表
CS200L	FUJITSU	获取价格	65nm CMOS Standard Cell
CS201	VISHAY	获取价格	Capacitor Networks, Single-In-Line,Conformal Coated SIP,
CS201	FUJITSU	获取价格	Semicustom CMOS Standard Cell
CS201	MAXWELL	获取价格	Transistor Output Optocoupler,
CS201/L2	MAXWELL	获取价格	Transistor Output Optocoupler
CS201/L2S	MAXWELL	获取价格	Transistor Output Optocoupler
CS201_08	VISHAY	获取价格	Capacitor Networks, Single-In-Line,Conformal Coated SIP,
CS2010	VISHAY	获取价格	RESISTOR, 1 W, 0.1; 0.5; 1; 2; 5; 10 %, 25; 50; 100 ppm, 1000000 ohm - 50000000 ohm, SURFA
CS20100CT-A	CITC	获取价格	Super Low Barrier High Voltage Power Rectifier
CS20104D0C103K5E	VISHAY	获取价格	Capacitor Networks, Single-In-Line, Conformal Coated SIP D Profile

与CS200HP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

62

产品中心

服务支持

精选活动

关于我们

帮助中心

CS200HP

CS200HP 数据手册

与CS200HP相关器件

与CS200HP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CS200HP

CS200HP 数据手册

与CS200HP相关器件

与CS200HP相关文章

您还可以找

您在本页遇到什么问题？