5秒后页面跳转
CD74HCT74MTG4 PDF预览

CD74HCT74MTG4

更新时间: 2024-01-05 19:08:32
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
17页 620K
描述
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14

CD74HCT74MTG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.05系列:HCT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:16000000 Hz
最大I(ol):0.004 A湿度敏感等级:1
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
传播延迟(tpd):53 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:16 MHz
Base Number Matches:1

CD74HCT74MTG4 数据手册

 浏览型号CD74HCT74MTG4的Datasheet PDF文件第3页浏览型号CD74HCT74MTG4的Datasheet PDF文件第4页浏览型号CD74HCT74MTG4的Datasheet PDF文件第5页浏览型号CD74HCT74MTG4的Datasheet PDF文件第7页浏览型号CD74HCT74MTG4的Datasheet PDF文件第8页浏览型号CD74HCT74MTG4的Datasheet PDF文件第9页 
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74  
Switching Specifications Input t , t = 6ns (Continued)  
r
f
o
o
o
o
o
25 C  
-40 C TO 85 C -55 C TO 125 C  
TEST  
V
CC  
PARAMETER  
CP Frequency  
SYMBOL CONDITIONS (V)  
MIN TYP MAX  
MIN  
MAX  
MIN  
MAX  
UNITS  
MHz  
pF  
f
CL = 15pF  
-
5
5
-
-
50  
25  
-
-
-
-
-
-
-
-
-
-
MAX  
Power Dissipation Capacitance  
(Notes 4, 5)  
C
PD  
HCT TYPES  
Propagation Delay,  
CP to Q, Q (Figure 4)  
t
, t  
PLH PHL  
C = 50pF  
L
4.5  
4.5  
-
-
-
-
35  
40  
-
-
44  
50  
-
-
53  
60  
ns  
ns  
Propagation Delay,  
t , t  
PHL PLH  
CL = 50pF  
R, S to Q, Q (Figure 4)  
Transition Time (Figure 4)  
Input Capacitance  
CP Frequency  
t
, t  
TLH THL  
C = 50pF  
L
4.5  
-
-
-
-
-
-
15  
10  
-
-
-
-
-
19  
10  
-
-
-
-
-
22  
10  
-
ns  
pF  
C
-
-
I
f
CL = 15pF  
-
5
50  
30  
MHz  
pF  
MAX  
Power Dissipation Capacitance  
(Notes 4, 5)  
C
5
-
-
-
PD  
NOTES:  
4. C  
is used to determine the dynamic power consumption, per flip-flop.  
PD  
5. P = C  
2
2
V
f + Σ (C V  
f ) where f = input frequency, f = output frequency, C = output load capacitance, V  
= supply voltage.  
D
PD CC  
i
L
CC  
o
i
o
L
CC  
Test Circuits and Waveforms  
I
t
+ t =  
WH  
WL  
I
t C = 6ns  
fC  
r
L
t
+ t  
=
L
WL  
WH  
t C = 6ns  
t C  
f
L
f
t C  
f
L
CL  
r
L
3V  
V
CC  
90%  
10%  
2.7V  
CLOCK  
CLOCK  
50%  
10%  
1.3V  
0.3V  
50%  
t
50%  
1.3V  
t
1.3V  
0.3V  
GND  
GND  
t
t
WH  
WL  
WH  
WL  
NOTE: Outputs should be switching from 10% V  
to 90% V  
in  
NOTE: Outputs should be switching from 10% V  
to 90% V  
in  
CC  
CC  
CC  
CC  
accordance with device truth table. For f  
, input duty cycle = 50%.  
accordance with device truth table. For f  
, input duty cycle = 50%.  
MAX  
MAX  
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND  
PULSE WIDTH  
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND  
PULSE WIDTH  
t = 6ns  
t = 6ns  
t = 6ns  
t = 6ns  
r
f
r
f
V
3V  
CC  
90%  
50%  
10%  
2.7V  
1.3V  
0.3V  
INPUT  
INPUT  
GND  
GND  
t
t
t
t
THL  
TLH  
THL  
TLH  
90%  
1.3V  
90%  
50%  
10%  
INVERTING  
OUTPUT  
INVERTING  
OUTPUT  
10%  
t
t
PLH  
PHL  
t
t
PLH  
PHL  
FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-  
TION DELAY TIMES, COMBINATION LOGIC  
FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION  
DELAY TIMES, COMBINATION LOGIC  
6

与CD74HCT74MTG4相关器件

型号 品牌 描述 获取价格 数据表
CD74HCT75 TI Dual 2-Bit Bistable Transparent Latch

获取价格

CD74HCT75E TI Dual 2-Bit Bistable Transparent Latch

获取价格

CD74HCT75EE4 TI Dual 2-Bit Bistable Transparent Latch

获取价格

CD74HCT75EN ETC Logic IC

获取价格

CD74HCT75EX RENESAS HCT SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16

获取价格

CD74HCT75F ETC Logic IC

获取价格