Datasheet > 逻辑 > 计数器> CD74HCT163E

CD74HCT163E

更新时间： 2024-01-21 13:20:23

品牌	Logo	应用领域
德州仪器 - TI		计数器触发器逻辑集成电路光电二极管输出元件
页数	文件大小	规格书
10页	67K
描述
High Speed CMOS Logic Presettable Counters

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74HCT163E 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	SOP, SOP16,.25	Reach Compliance Code：	unknown
风险等级：	5.92	计数方向：	UP
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e0
负载电容（CL）：	50 pF	负载/预设输入：	YES
逻辑集成电路类型：	BINARY COUNTER	最大频率@ Nom-Sup：	24000000 Hz
最大I（ol）：	0.004 A	工作模式：	SYNCHRONOUS
功能数量：	1	端子数量：	16
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	电源：	5 V
子类别：	Counters	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	Base Number Matches：	1

CD74HCT163E 数据手册

CD74HC161, CD74HCT161,

CD74HC163, CD74HCT163

Data sheet acquired from Harris Semiconductor

SCHS154

High Speed CMOS Logic

Presettable Counters

February 1998

Features

Description

• CD74HC161, CD74HCT161 4-Bit Binary Counter,

Asynchronous Reset

The Harris CD74HC161, CD74HCT161, CD74HC163 and

CD74HCT163 are presettable synchronous counters that

feature look-ahead carry logic for use in high-speed

counting applications. The CD74HC161 and CD74HCT161

are asynchronous reset decade and binary counters,

respectively; the CD74HC163 and CD74HCT163 devices

decade and binary counters, respectively and are reset

synchronously with the clock. Counting and parallel

presetting are both accomplished synchronously with the

negative-to-positive transition of the clock.

[ /Title

(CD74

HC161

CD74

HCT16

CD74

HC163

CD74

HCT16

• CD74HC163, CD74HCT163 4-Bit Binary Counter,

Synchronous Reset

• Synchronous Counting and Loading

• Two Count Enable Inputs for n-Bit Cascading

• Look-Ahead Carry for High-Speed Counting

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

A low level on the synchronous parallel enable input, SPE,

disables counting operation and allows data at the P0 to P3

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C inputs to be loaded into the counter (provided that the

setup and hold requirements for SPE are met).

• Balanced Propagation Delay and Transition Times

All counters are reset with a low level on the Master Reset

input, MR. In the CD74HC163 and CD74HCT163 counters

(synchronous reset types), the requirements for setup and

hold time with respect to the clock must be met.

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

• HC Types

/Sub-

ject

- 2V to 6V Operation

Two count enables, PE and TE, in each counter are

provided for n-bit cascading. In all counters reset action

occurs regardless of the level of the SPE, PE and TE inputs

(and the clock input, CP, in the CD74HC161 and

CD74HCT161 types).

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

(High

Speed

CMOS

Logic

Preset-

table

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

If a decade counter is preset to an illegal state or assumes

an illegal state when power is applied, it will return to the

normal sequence in one count as shown in state diagram.

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

Counte

rs)

/Autho

r ()

/Key-

words

(High

Speed

CMOS

Logic

Preset-

table

The look-ahead carry feature simplifies serial cascading of

the counters. Both count enable inputs (PE and TE) must

be high to count. The TE input is gated with the Q outputs

of all four stages so that at the maximum count the terminal

count (TC) output goes high for one clock period. This TC

pulse is used to enable the next cascaded stage.

Ordering Information

PKG.

NO.

PART NUMBER TEMP. RANGE ( C) PACKAGE

CD74HC161E

CD74HC161M

CD74HC163E

CD74HC163M

CD74HCT161E

CD74HCT161M

CD74HCT163E

CD74HCT163M

NOTES:

-55 to 125

16 Ld PDIP

E16.3

16 Ld SOIC M16.15

16 Ld PDIP E16.3

16 Ld SOIC M16.15

16 Ld PDIP E16.3

16 Ld SOIC M16.15

16 Ld PDIP E16.3

16 Ld SOIC M16.15

Pinout

CD74HC161, CD74HCT161, CD74HC163, CD74HCT163

(PDIP, SOIC)

TOP VIEW

16 V

15 TC

14 Q0

13 Q1

12 Q2

11 Q3

10 TE

Counte

rs,

High

Speed

1. When ordering, use the entire part number. Add the suffix 96 to ob-

tain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all elec-

trical specifications. Please contact your local sales office or Harris

customer service for ordering information.

SPE

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1550.1

12 3 4 5 6 7...10

中文翻译

下载PDF

CD74HCT163E 替代型号

型号	品牌	替代类型	描述	数据表
CD74HCT163M	TI	完全替代	High Speed CMOS Logic Presettable Counters
CD74HCT163EE4	TI	类似代替	High-Speed CMOS Logic Presettable Counters
CD74HCT163M96	TI	类似代替	High-Speed CMOS Logic Presettable Counters

与CD74HCT163E相关器件

型号	品牌	获取价格	描述	数据表
CD74HCT163EE4	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD74HCT163EN	ETC	获取价格	Logic IC
CD74HCT163F	ETC	获取价格	Logic IC
CD74HCT163H	RENESAS	获取价格	IC,COUNTER,UP,4-BIT BINARY,HCT-CMOS,DIE
CD74HCT163M	TI	获取价格	High Speed CMOS Logic Presettable Counters
CD74HCT163M96	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD74HCT163M96E4	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD74HCT163M96G4	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD74HCT163ME4	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD74HCT163MG4	TI	获取价格	High-Speed CMOS Logic Presettable Counters

与CD74HCT163E相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

4
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

5

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT163E

CD74HCT163E 技术参数

CD74HCT163E 数据手册

CD74HCT163E 替代型号

与CD74HCT163E相关器件

与CD74HCT163E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT163E

CD74HCT163E 技术参数

CD74HCT163E 数据手册

CD74HCT163E 替代型号

与CD74HCT163E相关器件

与CD74HCT163E相关文章

您还可以找

您在本页遇到什么问题？