5秒后页面跳转
CD74HCT137MTG4 PDF预览

CD74HCT137MTG4

更新时间: 2024-11-23 05:28:03
品牌 Logo 应用领域
德州仪器 - TI 解码器驱动器解复用器锁存器逻辑集成电路光电二极管输入元件双倍数据速率
页数 文件大小 规格书
19页 528K
描述
High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

CD74HCT137MTG4 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOIC-16
针数:16Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.36Is Samacsys:N
其他特性:ADDRESS LATCHES; 3 ENABLE INPUTS系列:HCT
输入调节:LATCHEDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:57 ns
传播延迟(tpd):57 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Decoder/Drivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

CD74HCT137MTG4 数据手册

 浏览型号CD74HCT137MTG4的Datasheet PDF文件第2页浏览型号CD74HCT137MTG4的Datasheet PDF文件第3页浏览型号CD74HCT137MTG4的Datasheet PDF文件第4页浏览型号CD74HCT137MTG4的Datasheet PDF文件第5页浏览型号CD74HCT137MTG4的Datasheet PDF文件第6页浏览型号CD74HCT137MTG4的Datasheet PDF文件第7页 
CD74HC137, CD74HCT137,  
CD54HC237, CD74HC237,  
Data sheet acquired from Harris Semiconductor  
SCHS146F  
CD74HCT237  
High-Speed CMOS Logic, 3- to 8-Line  
Decoder/Demultiplexer with Address Latches  
March 1998 - Revised October 2003  
Both circuits have three binary select inputs (A0, A1 and A2)  
that can be latched by an active High Latch Enable (LE)  
signal to isolate the outputs from select-input changes. A  
“Low” LE makes the output transparent to the input and the  
circuit functions as a one-of-eight decoder. Two Output  
Features  
• Select One of Eight Data Outputs  
- Active Low for CD74HC137 and CD74HCT137  
- Active High for ’HC237 and CD74HCT237  
[ /Title  
(CD74  
HC137  
,
CD74  
HCT13  
7,  
CD74  
HC237  
,
CD74  
HCT23  
7)  
Enable inputs (OE and OE ) are provided to simplify  
1
to  
0
• l/O Port or Memory Selector  
cascading  
and  
facilitate  
demultiplexing.  
The  
demultiplexing function is accomplished by using the A , A ,  
0
1
• Two Enable Inputs to Simplify Cascading  
A inputs to select the desired output and using one of the  
2
• Typical Propagation Delay of 13ns at V  
o
= 5V,  
other Output Enable inputs as the data input while holding  
the other Output Enable input in its active state. In the  
CD74HC137 and CD74HCT137 the selected output is a  
“Low”; in the ’HC237 and CD74HCT237 the selected output is  
a “High”.  
CC  
15pF, T = 25 C (CD74HC237)  
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
Ordering Information  
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC237F3A  
CD74HC137E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
/Sub-  
ject  
(High  
Speed  
• HC Types  
- 2V to 6V Operation  
CD74HC137PW  
CD74HC137PWR  
CD74HC137PWT  
CD74HC237E  
- High Noise Immunity: N = 30%, N = 30%, of V  
IL IH  
CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
CD74HC237M  
- CMOS Input Compatibility, I 1µA at V , V  
l
OL OH  
CD74HC237MT  
CD74HC237M96  
CD74HC237NSR  
CD74HC237PW  
CD74HC237PWR  
CD74HC237PWT  
CD74HCT137E  
CD74HCT137MT  
CD74HCT137M96  
CD74HCT237E  
Description  
The  
CD74HC137,  
CD74HCT137,  
’HC237,  
and  
CD74HCT237 are high speed silicon gate CMOS decoders  
well suited to memory address decoding or data routing  
applications. Both circuits feature low power consumption  
usually associated with CMOS circuitry, yet have speeds  
comparable to low power Schottky TTL logic.  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与CD74HCT137MTG4相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT138 TI

获取价格

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HCT138E TI

获取价格

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HCT138EE4 TI

获取价格

High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting
CD74HCT138EN ETC

获取价格

Logic IC
CD74HCT138EX RENESAS

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HCT-CMOS,DIP,16PIN,PLASTIC
CD74HCT138F ETC

获取价格

Logic IC
CD74HCT138H ETC

获取价格

3-To-8-Line Demultiplexer
CD74HCT138M TI

获取价格

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HCT138M96 TI

获取价格

High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting
CD74HCT138M96E4 TI

获取价格

High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting