5秒后页面跳转
CD54HCT4040F3A PDF预览

CD54HCT4040F3A

更新时间: 2024-11-29 22:52:59
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路
页数 文件大小 规格书
15页 345K
描述
High-Speed CMOS Logic 12-Stage Binary Counter

CD54HCT4040F3A 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.33计数方向:UP
系列:HCTJESD-30 代码:R-GDIP-T16
长度:19.56 mm负载电容(CL):50 pF
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:16000000 Hz最大I(ol):0.004 A
工作模式:ASYNCHRONOUS位数:12
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:50 ns
传播延迟(tpd):60 ns认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:5.08 mm
子类别:Counters最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:6.92 mm最小 fmax:16 MHz
Base Number Matches:1

CD54HCT4040F3A 数据手册

 浏览型号CD54HCT4040F3A的Datasheet PDF文件第2页浏览型号CD54HCT4040F3A的Datasheet PDF文件第3页浏览型号CD54HCT4040F3A的Datasheet PDF文件第4页浏览型号CD54HCT4040F3A的Datasheet PDF文件第5页浏览型号CD54HCT4040F3A的Datasheet PDF文件第6页浏览型号CD54HCT4040F3A的Datasheet PDF文件第7页 
CD54HC4040, CD74HC4040,  
CD54HCT4040, CD74HCT4040  
Data sheet acquired from Harris Semiconductor  
SCHS203D  
High-Speed CMOS Logic  
12-Stage Binary Counter  
February 1998 - Revised October 2003  
Features  
Description  
• Fully Static Operation  
• Buffered Inputs  
The ’HC4040 and ’HCT4040 are 14-stage ripple-carry  
binary counters. All counter stages are master-slave flip-  
flops. The state of the stage advances one count on the  
negative clock transition of each input pulse; a high voltage  
level on the MR line resets all counters to their zero state. All  
inputs and outputs are buffered.  
[ /Title  
(CD74H  
C4040,  
CD74HC  
T4040)  
/Subject  
(High  
Speed  
CMOS  
Logic  
• Common Reset  
• Negative Edge Pulsing  
• Fanout (Over Temperature Range)  
Ordering Information  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
TEMP. RANGE  
o
PART NUMBER  
CD54HC4040F3A  
CD54HCT4040F3A  
CD74HC4040E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
12-Stage  
Binary  
• HC Types  
CD74HC4040M  
- 2V to 6V Operation  
CD74HC4040MT  
CD74HC4040M96  
CD74HC4040NSR  
CD74HCT4040E  
CD74HCT4040M  
CD74HCT4040MT  
CD74HCT4040M96  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
Pinout  
CD54HC4040, CD54HCT4040  
(CERDIP)  
CD74HC4040  
(PDIP, SOIC, SOP)  
CD74HCT4040  
(PDIP, SOIC)  
TOP VIEW  
Q
1
2
3
4
5
6
7
8
16 V  
CC  
12  
Q
15 Q  
14 Q  
13 Q  
12 Q  
6
5
11  
10  
8
Q
Q7  
Q
Q
Q
4
3
2
9
11 MR  
10 CP  
9
Q ‘  
1
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD54HCT4040F3A 替代型号

型号 品牌 替代类型 描述 数据表
CD74HCT4040E TI

完全替代

High Speed CMOS Logic 12-Stage Binary Counter
5962-8994701MEA TI

完全替代

High-Speed CMOS Logic 12-Stage Binary Counter
CD74HCT4040EE4 TI

完全替代

High-Speed CMOS Logic 12-Stage Binary Counter

与CD54HCT4040F3A相关器件

型号 品牌 获取价格 描述 数据表
CD54HCT4040H/3 RENESAS

获取价格

HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, UUC16
CD54HCT4046A TI

获取价格

High-Speed CMOS Logic Phase-Locked Loop with VCO
CD54HCT4046AE ETC

获取价格

Analog IC
CD54HCT4046AEN ETC

获取价格

Analog IC
CD54HCT4046AF RENESAS

获取价格

PHASE LOCKED LOOP, 38MHz, CDIP16, CERAMIC, DIP-16
CD54HCT4046AF ROCHESTER

获取价格

PHASE LOCKED LOOP, CDIP16
CD54HCT4046AF/3 RENESAS

获取价格

PHASE LOCKED LOOP, CDIP16
CD54HCT4046AF/3A RENESAS

获取价格

IC PHASE LOCKED LOOP, CDIP16, PLL or Frequency Synthesis Circuit
CD54HCT4046AF/3A ROCHESTER

获取价格

PHASE LOCKED LOOP, CDIP16
CD54HCT4046AF3A ROCHESTER

获取价格

PHASE LOCKED LOOP, CDIP16