5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> CD54HCT4017
CD54HCT4017 PDF预览

CD54HCT4017

更新时间： 2024-11-29 09:19:47
品牌 Logo 应用领域
德州仪器 - TI 计数器输出元件
页数 文件大小 规格书
9页 124K
描述
DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

阅读下载

中文翻译

获取价格

CD54HCT4017 数据手册

 浏览型号CD54HCT4017的Datasheet PDF文件第2页浏览型号CD54HCT4017的Datasheet PDF文件第3页浏览型号CD54HCT4017的Datasheet PDF文件第4页浏览型号CD54HCT4017的Datasheet PDF文件第5页浏览型号CD54HCT4017的Datasheet PDF文件第6页浏览型号CD54HCT4017的Datasheet PDF文件第7页 
CD54HCT4017  
DECADE COUNTER/DIVIDER  
WITH TEN DECODED OUTPUTS  
SGDS012 – MAY 1999  
F PACKAGE  
(TOP VIEW)  
4.5-V to 5.5-V Operation  
Fully Static Operation  
Buffered Inputs  
5
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
1
MR  
CP  
CE  
Common Reset  
0
Positive-Edge Clocking  
2
Balanced Propagation Delay and Transition  
Times  
6
7
12 TC  
11  
10  
9
9
4
8
Direct LSTTL Input Logic Compatibility  
3
– V = 0.8 V Maximum; V = 2 V Minimum  
IL  
IH  
GND  
CMOS Input Compatibility  
– I ≤ 1 µA at V , V  
I
OL OH  
Packaged in Ceramic (F) DIP Packages and  
Also Available in Chip Form (H)  
description  
The CD54HCT4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs.  
Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP)  
input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output  
transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable (CE)  
inputtocascadeseveralstages. CEdisablescountingwheninthehighstate. Themasterreset(MR)input, when  
taken high, sets all the decoded outputs, except 0, to low.  
The CD54HCT4017 is characterized for operation over the full military temperature range of –55°C to 125°C.  
FUNCTION TABLE  
INPUTS  
†
OUTPUT STATE  
CP  
L
CE  
X
MR  
L
No change  
No change  
X
H
L
0 = H  
1–9 = L  
X
X
H
↑
↓
L
X
↑
L
L
L
L
Increments counter  
No change  
X
H
No change  
↓
Increments counter  
†
If n < 5, TC = H; otherwise, TC = L.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

与CD54HCT4017相关器件

型号 品牌 获取价格 描述 数据表
CD54HCT4017E ETC

获取价格

 		Logic IC
CD54HCT4017EN ETC

获取价格

 		Logic IC
CD54HCT4017F RENESAS

获取价格

 		IC,COUNTER,UP,DECADE,HCT-CMOS,DIP,16PIN,CERAMIC
CD54HCT4017F TI

获取价格

 		DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS
CD54HCT4017F/3 RENESAS

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16
CD54HCT4017F/3A ROCHESTER

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16
CD54HCT4017F/3A RENESAS

获取价格

 		IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16, Counter
CD54HCT4017F3A ROCHESTER

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16
CD54HCT4017F3A TI

获取价格

 		High Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs 16-CDIP -55 to 125
CD54HCT4017H RENESAS

获取价格

 		CD54HCT4017H

与CD54HCT4017相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证