5秒后页面跳转
CD54HC75 PDF预览

CD54HC75

更新时间: 2024-11-22 22:03:07
品牌 Logo 应用领域
德州仪器 - TI 锁存器
页数 文件大小 规格书
15页 360K
描述
Dual 2-Bit Bistable Transparent Latch

CD54HC75 数据手册

 浏览型号CD54HC75的Datasheet PDF文件第2页浏览型号CD54HC75的Datasheet PDF文件第3页浏览型号CD54HC75的Datasheet PDF文件第4页浏览型号CD54HC75的Datasheet PDF文件第5页浏览型号CD54HC75的Datasheet PDF文件第6页浏览型号CD54HC75的Datasheet PDF文件第7页 
CD54HC75, CD74HC75,  
CD54HCT75, CD74HCT75  
Data sheet acquired from Harris Semiconductor  
SCHS135F  
Dual 2-Bit Bistable  
Transparent Latch  
March 1998 - Revised October 2003  
Features  
Description  
• True and Complementary Outputs  
• Buffered Inputs and Outputs  
The ’HC75 and ’HCT75 are dual 2-bit bistable transparent  
latches. Each one of the 2-bit latches is controlled by  
separate Enable inputs (1E and 2E) which are active LOW.  
When the Enable input is HIGH data enters the latch and  
appears at the Q output. When the Enable input (1E and 2E)  
is LOW the output is not affected.  
[ /Title  
(CD74  
HC75,  
CD74  
HCT75  
)
/Sub-  
ject  
(Dual  
2-Bit  
Bistabl  
e
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
Ordering Information  
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC75F3A  
CD54HCT75F3A  
CD74HC75E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC75M  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
at V  
= 5V  
CC  
CD74HC75MT  
CD74HC75M96  
CD74HC75NSR  
CD74HC75PW  
CD74HC75PWR  
CD74HCT75E  
CD74HCT75M  
CD74HCT75PWT  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
16 Ld SOIC  
16 Ld TSSOP  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
Pinout  
CD54HC75, CD54HCT75 (CERDIP)  
CD74HC75 (PDIP, SOIC, SOP, TSSOP)  
CD74HCT75 (PDIP, SOIC, TSSOP)  
TOP VIEW  
1Q0  
1D0  
1D1  
2E  
1
2
3
4
5
6
7
8
16 1Q0  
15 1Q1  
14 1Q1  
13 1E  
V
12 GND  
11 2Q0  
10 2Q0  
CC  
2D0  
2D1  
2Q1  
9
2Q1  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD54HC75 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC75 TI

功能相似

Dual 2-Bit Bistable Transparent Latch

与CD54HC75相关器件

型号 品牌 获取价格 描述 数据表
CD54HC75_07 TI

获取价格

Dual 2-Bit Bistable Transparent Latch
CD54HC75_08 TI

获取价格

Dual 2-Bit Bistable Transparent Latch
CD54HC75E ETC

获取价格

Logic IC
CD54HC75EN ETC

获取价格

Logic IC
CD54HC75F ETC

获取价格

Logic IC
CD54HC75F/3 RENESAS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16
CD54HC75F3A TI

获取价格

Dual 2-Bit Bistable Transparent Latch
CD54HC75F3A RENESAS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16
CD54HC75H/3A RENESAS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, UUC16
CD54HC75M ETC

获取价格

Logic IC