CD54HC162

更新时间： 2024-11-01 05:09:03

品牌	Logo	应用领域
德州仪器 - TI		计数器
页数	文件大小	规格书
14页	249K
描述
BCD SYNCHRONOUS DECADE COUNTERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HC162 数据手册

CD54HC160, CD54HC162

BCD SYNCHRONOUS DECADE COUNTERS

SCHS301 – JUNE 2000

CD54HC160, CD54HC162 . . . F PACKAGE

(TOP VIEW)

Synchronous Counting and Loading

Two Count-Enable Inputs for n-Bit

Cascading

CLR

CLK

RCO

Asynchronous Reset (CD54HC160)

Synchronous Reset (CD54HC162)

Look-Ahead Carry for High-Speed Counting

Operating Range 2-V to 6-V V

EPIC (Enhanced-Performance Implanted

CMOS) Process

ENP

GND

ENT

LOAD

Packaged in Ceramic (F) DIPs

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed

counting designs. The CD54HC160 and CD54HC162 are BCD decade counters. Synchronous operation is

provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other

when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation

eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters.

A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9. As

presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs

to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the CD54HC160 is asynchronous. A low level at the clear (CLR) input sets all four of the

flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without

additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO).

Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a

high-level pulse while the count is maximum (9 with Q high). This high-level overflow ripple-carry pulse can

be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level

of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that

modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of

the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the

stable setup and hold times.

The CD54HC160 and CD54HC162 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix),

and are characterized for operation over the full military temperature range of –55°C to 125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...14

中文翻译

下载PDF

与CD54HC162相关器件

型号	品牌	获取价格	描述	数据表
CD54HC162E	ETC	获取价格	Logic IC
CD54HC162EN	ETC	获取价格	Logic IC
CD54HC162F	RENESAS	获取价格	IC,COUNTER,UP,DECADE,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC162F3A	TI	获取价格	BCD SYNCHRONOUS DECADE COUNTERS
CD54HC162F3A	ROCHESTER	获取价格	Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, C
CD54HC162H/3	RENESAS	获取价格	Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, C
CD54HC162H/3A	RENESAS	获取价格	Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, C
CD54HC162M	ETC	获取价格	Logic IC
CD54HC163	TI	获取价格	High-Speed CMOS Logic Presettable Counters
CD54HC163E	ETC	获取价格	Logic IC

与CD54HC162相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC162

CD54HC162 数据手册

与CD54HC162相关器件

与CD54HC162相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC162

CD54HC162 数据手册

与CD54HC162相关器件

与CD54HC162相关文章

您还可以找

您在本页遇到什么问题？