5秒后页面跳转
CD4541BC_02 PDF预览

CD4541BC_02

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 86K
描述
Programmable Timer

CD4541BC_02 数据手册

 浏览型号CD4541BC_02的Datasheet PDF文件第1页浏览型号CD4541BC_02的Datasheet PDF文件第3页浏览型号CD4541BC_02的Datasheet PDF文件第4页浏览型号CD4541BC_02的Datasheet PDF文件第5页浏览型号CD4541BC_02的Datasheet PDF文件第6页浏览型号CD4541BC_02的Datasheet PDF文件第7页 
Truth Table  
Division Ratio Table  
Pin  
State  
Number of  
Count  
2n  
0
1
A
B
Counter Stages  
5
6
9
Auto Reset Operating  
Timer Operational  
Output Initially Low  
after Reset  
Auto Reset Disabled  
Master Reset On  
Output Initially High  
after Reset  
n
0
0
1
1
0
1
0
1
13  
10  
8
8192  
1024  
256  
10 Single Cycle Mode  
Recycle Mode  
16  
65536  
Operating Characteristics  
With Auto Reset pin set to a 0the counter circuit is initial-  
ized by turning on power. Or with power already on, the  
counter circuit is reset when the Master Reset pin is set to  
a 1. Both types of reset will result in synchronously reset-  
ting all counter stages independent of counter state.  
However, when B is 0, normal counting is interrupted and  
the 9th counter stage receives its clock directly from the  
oscillator (i.e., effectively outputting 28).  
The Q/Q select output control pin provides for a choice of  
output level. When the counter is in a reset condition and  
Q/Q select pin is set to a 0the Q output is a 0. Corre-  
spondingly, when Q/Q select pin is set to a 1the Q output  
is a 1.  
The RC oscillator frequency is determined by the external  
RC network, i.e.:  
When the mode control pin is set to a 1, the selected  
count is continually transmitted to the output. But, with  
mode pin 0and after a reset condition the RS flip-flop  
resets (see Logic Diagram), counting commences and after  
and RS 2 Rtc where RS 10 kΩ  
The time select inputs (A and B) provide a two-bit address  
to output any one of four counter stages (28, 210, 213, and  
216). The 2n counts as shown in the Division Ratio Table  
represent the Q output of the Nth stage of the counter.  
When A is 1, 216 is selected for both states of B.  
2n1 counts the RS flip-flop sets which causes the output to  
change state. Hence, after another 2n1 counts the output  
will not change. Thus, a Master Reset pulse must be  
applied or a change in the mode pin level is required to  
reset the single cycle operation.  
Typical RC Oscillator  
Characteristics  
RC Oscillator Frequency as a  
Function of RTC and C  
Solid Line = RTC = 56 k, RS = 1 kand C = 1000 pF  
f = 10.2 kHz @ VDD = 10V and TA = 25°  
Line A: f as a function of C and (RTC = 56 k; RS = 120k  
Line B: f as a function of RTC and (C = 100 pF; RS = 2 RTC  
Dashed Line = RTC = 56 k, RS = 120 kand C = 1000 pF  
f = 7.75 kHz @ VDD = 10V and TA = 25°  
www.fairchildsemi.com  
2

与CD4541BC_02相关器件

型号 品牌 描述 获取价格 数据表
CD4541BCJ NSC IC BINARY COUNTER, CDIP14, CERAMIC, DIP-14, Counter

获取价格

CD4541BCJ/A+ TI IC,TIMER,CMOS,DIP,14PIN,CERAMIC

获取价格

CD4541BCM FAIRCHILD Programmable Timer

获取价格

CD4541BCM TI 4000/14000/40000 SERIES, BINARY COUNTER, PDSO14, PLASTIC, SO-14

获取价格

CD4541BCM/A+ TI IC,TIMER,CMOS,SOP,14PIN,PLASTIC

获取价格

CD4541BCM_NL FAIRCHILD 暂无描述

获取价格