Datasheet > CAY16-1003F8

CAY16-1003F8

更新时间： 2024-11-24 03:13:03

品牌	Logo	应用领域
伯恩斯 - BOURNS		/
页数	文件大小	规格书
4页	316K
描述
Chip Resistor Arrays

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CAY16-1003F8 数据手册

Features

■ Lead free version available (see How to Order “Termination” options)

■ Lead free versions are RoHS compliant*

■ Convex and concave terminals

■ 2, 4 or 8 isolated elements available

■ Resistance tolerance 1 ꢀ and 5 ꢀ

■ Resistance range: 10 ohms to 1 megohm

CAT/CAY 16 Series - Chip Resistor Arrays

Specifications

Requirement

Characteristics

Test Method

Short Time Overload

Soldering Heat

±± ꢀ ꢁ±( ꢀ %or ꢂꢃT±6-F8, -J8 & ꢂꢃY±6-J8)

Rated Voltage X (.5, 5 seconds

(60 °ꢂ ±5 °ꢂ, ±0 seconds ±± second

±± ꢀ

Temperature ꢂycling ꢁ5)

±(5 °ꢂ ꢁ30 minutes) - normal ꢁ±5 minutes)

-30 °ꢂ ꢁ30 minutes) - normal ꢁ±5 minutes)

Moisture Load Li%e

Load Li%e

±( ꢀ ꢁ±3 ꢀ %or ꢂꢃT±6-F8, -J8 & ꢂꢃY±6-J8)

±000 hours

How To Order

Characteristics

CA Y 16 - 103 J 4 __

ꢂhip ꢃrrays

Characteristics

CAT16/CAY16

( ꢁJ(), 4 ꢁF4, J4), 8 ꢁF8, J8)

6( mW ꢁ3± mW %or ꢂꢃY±6-J8)

±± ꢀ, ±5 ꢀ

Number o% Elements

Power Rating Per Resistor

Resistance Tolerance

Type

• T = ꢂoncave

• Y = ꢂonvex

Models

• J( = 0606 Package Size

• F4, J4 = ±(06 Package Size

• F8 = (406 Package Size %or ꢂꢃT±6

• J8 = (406 Package Size %or ꢂꢃT±6;

±506 Package Size %or ꢂꢃY±6

Resistance Range: E(4 ꢁJ), E96 + E(4 ꢁF)

Zero-Ohm Jumper < 0.05 ohm

±0 ohms - ± megohm

Max. Working Voltage

Operating Temp. Range

50 V ꢁ(5 V %or ꢂꢃY±6-J8)

-55 °ꢂ - ±(5 °ꢂ

Resistance ꢂode

• ±03 = ±0 K ohms

• ±003 = ±00 K ohms ꢁ± ꢀ tolerance)

• 000 = Zero-ohm

Resistance Tolerance

• J = ±5 ꢀ ꢁꢄse ꢅJꢆ %or zero-ohm jumper)

• F = ±± ꢀ ꢁ4 resistor package and ꢂꢃT±6-F8)

Soldering Profile for Lead Free Chip Resistors and Arrays

Resistors

275

<1>

• ( = ( Isolated Resistors

• 4 = 4 Isolated Resistors

• 8 = 8 Isolated Resistors

Maximum of 20 seconds between

+255 °C and +260 °C

260 °C peak

<1>

255 °C

Terminations*

225

175

125

• LF = Tin-plated ꢁlead %ree)

• Blank = Solder-plated

220 °C

190 °C

60 - 90

seconds

*Model ꢂꢃY±6-J8 is available only with tin-plated

terminations.

Ramp Down

3 °C/second

150 °C

For Standard Values ꢄsed in ꢂapacitors,

Inductors, and Resistors, click here.

60 - 120 seconds

10 seconds minimum

Ramp Up

3 °C/second maximum

Schematics

CAT16-J2

CAY16-J2

CAT16-F4, -J4

CAY16-F4, -J4

100

150

Time (seconds)

200

250

300

CAT16-F8, -J8

CAY16-J8

*RoHS Directive 2002/95/EC Jan 27 2003 including Annex

Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.

12 3 4

中文翻译

下载PDF

与CAY16-1003F8相关器件

型号	品牌	获取价格	描述	数据表
CAY16-1003F8LF	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J2	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J2LF	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J4	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J4LF	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J6LF	BOURNS	获取价格	CAT/CAY 16 Series - Chip Resistor Arrays
CAY16-1003J8	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003J8LF	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003JMF2LF	BOURNS	获取价格	Chip Resistor Arrays
CAY16-1003JMF4LF	BOURNS	获取价格	Chip Resistor Arrays

与CAY16-1003F8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CAY16-1003F8

CAY16-1003F8 数据手册

与CAY16-1003F8相关器件

与CAY16-1003F8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CAY16-1003F8

CAY16-1003F8 数据手册

与CAY16-1003F8相关器件

与CAY16-1003F8相关文章

您还可以找

您在本页遇到什么问题？