Not recommended for new designs,
replace with CAT25640
CAT25C64
64K-Bit SPI Serial CMOS EEPROM
FEATURES
DESCRIPTION
I 10 MHz SPI compatible
I 1.8 to 5.5 volt operation
I Hardware and software protection
I Low power CMOS technology
I SPI modes (0,0 &1,1)
TheCAT25C64isa64K-BitSPISerialCMOSEEPROM
internally organized as 8Kx8 bits. Catalyst’s advanced
CMOS Technology substantially reduces device power
requirements. The CAT25C64 features a 64-byte page
write buffer. The device operates via the SPI bus serial
interface and is enabled though a Chip Select (CS). In
addition to the Chip Select, the clock input (SCK), data
in (SI) and data out (SO) are required to access the
device. The HOLD pin may be used to suspend any
serial communication without resetting the serial se-
quence. The CAT25C64 is designed with software and
hardware write protection features including Block write
protection. The device is available in 8-pin DIP and
SOIC packages.
I Commercial, industrial and automotive
temperature ranges
I 1,000,000 program/erase cycles
I 100 year data tetention
I Self-timed write cycle
I 8-pin DIP and SOIC
I 64-Byte page write buffer
I Block write protection
– Protect 1/4, 1/2 or all of EEPROM array
PIN CONFIGURATION
FUNCTIONAL SYMBOL
V
CC
PDIP (P, L)
SOIC (S, V)
CS
1
8
V
CC
SI
CS
SO
2
3
4
7
6
5
HOLD
SCK
SI
CAT25C64
WP
WP
SO
V
SS
HOLD
SCK
PIN FUNCTIONS
Pin Name
SO
Function
V
SS
Serial Data Output
Serial Clock
SCK
WP
Write Protect
VCC
+1.8V to +5.5V Power Supply
Ground
VSS
CS
Chip Select
SI
Serial Data Input
Suspends Serial Input
HOLD
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Doc. No. 1112, Rev. B
1