CAT24WC16GLA-REV-F

更新时间： 2024-02-19 15:07:28

品牌	Logo	应用领域
CATALYST		可编程只读存储器
页数	文件大小	规格书
9页	48K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CAT24WC16GLA-REV-F 数据手册

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第3页

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第4页

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第5页

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第7页

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第8页

浏览型号CAT24WC16GLA-REV-F的Datasheet PDF文件第9页

CAT24WC01/02/04/08/16

Figure 5. Slave Address Bits

24WC01/02

A0 R/W

24WC04

24WC08

24WC16

a8 R/W

a10 a9

A0, A1 and A2 correspond to pin 1, pin 2 and pin 3 of the device.

** a8, a9 and a10 correspond to the address of the memory array address word.

*** A0, A1 and A2 must compare to its corresponding hard wired input pins (pins 1, 2 and 3).

line) when its address matches the transmitted slave

WRITE OPERATIONS

address. The CAT24WC01/02/04/08/16 then performs

a Read or Write operation depending on the state of the

R/W bit.

Byte Write

In the Byte Write mode, the Master device sends the

START condition and the slave address information

(with the R/W bit set to zero) to the Slave device. After

the Slave generates an acknowledge, the Master sends

the byte address that is to be written into the address

pointer of the CAT24WC01/02/04/08/16. After receiving

another acknowledge from the Slave, the Master device

transmits the data byte to be written into the addressed

memory location. The CAT24WC01/02/04/08/16 ac-

knowledge once more and the Master generates the

STOP condition, at which time the device begins its

internalprogrammingcycletononvolatilememory.While

this internal cycle is in progress, the device will not

respond to any request from the Master device.

Acknowledge

Afterasuccessfuldatatransfer, eachreceivingdeviceis

requiredtogenerateanacknowledge.TheAcknowledg-

ing device pulls down the SDA line during the ninth clock

cycle, signaling that it received the 8 bits of data.

The CAT24WC01/02/04/08/16 responds with an ac-

knowledge after receiving a START condition and its

slave address. If the device has been selected along

with a write operation, it responds with an acknowledge

after receiving each 8-bit byte.

When the CAT24WC01/02/04/08/16 is in a READ mode

it transmits 8 bits of data, releases the SDA line, and

monitors the line for an acknowledge. Once it receives

this acknowledge, the CAT24WC01/02/04/08/16 will

continue to transmit data. If no acknowledge is sent by

theMaster, thedeviceterminatesdatatransmissionand

waits for a STOP condition.

Page Write

The CAT24WC01/02/04/08/16 writes up to 16 bytes of

data in a single write cycle, using the Page Write

operation. The Page Write operation is initiated in the

same manner as counter will ‘wrap around’ to address

Doc. No. 25051-00 3/98 S-1

1...3 4 567 8 9

下载PDF

与CAT24WC16GLA-REV-F相关器件

型号	品牌	描述	获取价格	数据表
CAT24WC16GLAREV-F	ONSEMI	IC,SERIAL EEPROM,2KX8,CMOS,DIP,8PIN,PLASTIC	获取价格
CAT24WC16GLATE13F	CATALYST	1K/2K/4K/8K/16K-Bit Serial EEPROM	获取价格
CAT24WC16GLE	ONSEMI	IC,SERIAL EEPROM,2KX8,CMOS,DIP,8PIN,PLASTIC	获取价格
CAT24WC16GLE-1.8	ONSEMI	IC,SERIAL EEPROM,2KX8,CMOS,DIP,8PIN,PLASTIC	获取价格
CAT24WC16GLE-1.8REV-D	CATALYST	EEPROM, 2KX8, Serial, CMOS, PDIP8, 0.300 INCH, GREEN, PLASTIC, MS-001, DIP-8	获取价格
CAT24WC16GLE-1.8REV-F	CATALYST	EEPROM, 2KX8, Serial, CMOS, PDIP8, 0.300 INCH, GREEN, PLASTIC, MS-001, DIP-8	获取价格