BCM5324M
®
SINGLE-CHIP L2+ MANAGED SWITCH WITH 24 10/100 PORTS + 2 GbE PORTS
S U M M A R Y O F B E N E F I T S
F E A T U R E S
Seventh-generation ROBO L2+ 24FE + 2GE switch with two
GMII/RGMII/TBI interfaces
The BCM5324M includes:
•
•
•
-
-
-
-
-
24 10/100 transceivers for TX/FX
24 media access controllers
Two Gigabit media access controllers
3 Mb total of packet buffer and control memory
Non-blocking switch fabric supports up to 24 FE+2 GE
ports
Twenty-four fully integrated 10/100 PHYs with support of
Advanced Cable Diagnostics in the Broadcom PHY technology
QoS packet classification supports four priority queues
Port-based VLAN and 802.1Q VLAN with 4k entries
Supports traffic aggregation via double tagging
Spanning Tree (IEEE 802.1D/1s/1w)
•
•
•
•
•
•
•
•
•
•
Advanced Cable Diagnostics minimize the need for expensive
cable troubleshooting equipment.
•
•
Enables a new generation of lower cost FE switches with the
highest integration of enhanced L2+ features and maximum
connectivity.
MAC-based trunking with automatic link failover
Port mirroring
Optimized for WebSmart™ managed switch design.
•
•
IGMP snooping Layer2/3
802.1Q VLAN allows segmentation of network into smaller
broadcast domains to preserve bandwidth and increase
network security.
Over 70 MIB counters for per port management statistics
Up to 24 Static Secure MAC addresses per port
Four flexible Class of Service (CoS) queues per port assures
the lowest latency to high-priority traffic. This enables the
switch to support a wide variety of delay sensitive video and
audio multicast applications.
•
Programmable Broadcast, Multicast, and Unknown Unicast
storm control
Per port bandwidth/rate control
•
•
•
•
•
•
•
•
•
IEEE 802.3ad link aggregation increases effective bandwidth
and provides redundancy of a link.
•
•
8K MAC addresses with automatic learning and aging
Protected port
IEEE 802.1X Extensive Authentication Protocol over LAN
(EAPOL) plus MAC address locking enhances network port
security.
Multicast address table for 256 entries
25th FE port via MII or reversed MII mode for management
MDC/MDIO and SPI interfaces
Storm and bandwidth/rate control provide better traffic
profile management.
•
•
Access to all internal registers through SPI or MDC/MDIO
interfaces.
Internal oscillator simplifies design and reduces cost
JTAG
Hardware support for implementing SNMP and RMON.
•
•
Low-power consumption and small package allow simple PCB
design.
Embedded 2.5V and 1.2V regulator, typical power
consumption: 3.5W
400-pin PBGA package
•