5秒后页面跳转
AV9173-15CS08T PDF预览

AV9173-15CS08T

更新时间: 2024-11-18 14:32:51
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
9页 304K
描述
PLL Based Clock Driver, 9173 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8

AV9173-15CS08T 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.57系列:9173
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
长度:4.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:8实输出次数:2
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

AV9173-15CS08T 数据手册

 浏览型号AV9173-15CS08T的Datasheet PDF文件第2页浏览型号AV9173-15CS08T的Datasheet PDF文件第3页浏览型号AV9173-15CS08T的Datasheet PDF文件第4页浏览型号AV9173-15CS08T的Datasheet PDF文件第5页浏览型号AV9173-15CS08T的Datasheet PDF文件第6页浏览型号AV9173-15CS08T的Datasheet PDF文件第7页 
DATASHEET  
VIDEO GENLOCK PLL  
MK9173-01/-15  
Description  
Features  
The MK9173-01/-15 provide the analog PLL circuit blocks  
to implement a frequency multiplier. Because the device is  
configured to use an external divider in the PLL clock  
feedback path, a large divider can be used to result in a  
large frequency multiplication ratio. This is useful when  
using a low frequency input clock to generate a high  
frequency output clock. The MK9173-01/-15 contains a  
phase detector, charge pump, loop filter, and  
Phase-detector/VCO circuit block  
Ideal for genlock system  
Reference clock range 12 kHz to 1 MHz for full output  
clock range  
Output clock range of 1.25 to 75 MHz (-01), and 0.625 to  
37.5 MHz (-15). See “Allowable Input Frequency to  
Output Frequency” table for conditions  
voltage-controlled oscillator (VCO). The ICS674-01 can be  
used as the external feedback divider.  
On-chip loop filter  
Single 5 V power supply  
Low power CMOS technology  
8-pin SOIC package  
A common application of the MK9173-01/-15 is the  
implementation of a video genlock circuit. Because of this,  
the MK9173-01/-15 inputs operate on the negative-going  
clock edge.  
For new video genlock applications, please refer to the  
ICS673-01, ICS1522 or ICS1523.  
The MK9173-01/-15 is pin and function compatible to the  
AV9173-01/15.  
Block Diagram  
IDT™ VIDEO GENLOCK PLL  
1
MK9173-01/-15  
REV C 12/21/06  

与AV9173-15CS08T相关器件

型号 品牌 获取价格 描述 数据表
AV9179F-12 IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SSOP-28
AV9179F-12LF IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SSOP-28
AV9179M-12 IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SOIC-28
AV9179M-12LF IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SOIC-28
AV9194-04CN20 IDT

获取价格

Clock Generator, CMOS, PDIP20
AV9194-04CW20 IDT

获取价格

Clock Generator, CMOS, PDSO20
AV9194-07CN20 IDT

获取价格

Clock Generator, CMOS, PDIP20
AV9194-07CW20 IDT

获取价格

Clock Generator, CMOS, PDSO20
AV9194-11CN20 ETC

获取价格

Video/Graphics Clock Generator
AV9194-11CW20 IDT

获取价格

Clock Generator, CMOS, PDSO20