5秒后页面跳转
ATR0625-PYQW PDF预览

ATR0625-PYQW

更新时间: 2024-01-19 11:55:25
品牌 Logo 应用领域
爱特美尔 - ATMEL 全球定位系统
页数 文件大小 规格书
26页 336K
描述
GPS Baseband Processor SuperSense

ATR0625-PYQW 技术参数

生命周期:Obsolete包装说明:QCCN, LCC56,.31SQ,20
Reach Compliance Code:unknown风险等级:5.83
JESD-30 代码:S-PQCC-N56端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCN
封装等效代码:LCC56,.31SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER电源:1.8 V
认证状态:Not Qualified子类别:Other Telecom ICs
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUADBase Number Matches:1

ATR0625-PYQW 数据手册

 浏览型号ATR0625-PYQW的Datasheet PDF文件第3页浏览型号ATR0625-PYQW的Datasheet PDF文件第4页浏览型号ATR0625-PYQW的Datasheet PDF文件第5页浏览型号ATR0625-PYQW的Datasheet PDF文件第7页浏览型号ATR0625-PYQW的Datasheet PDF文件第8页浏览型号ATR0625-PYQW的Datasheet PDF文件第9页 
Table 3-1.  
ATR0625 Pinout (Continued)  
PIO Bank A  
PIO Bank B  
Pin  
Pin Name QFN56 Type  
Pull Resistor  
(Reset Value)(1) Firmware Label  
I
O
I
O
P14  
P15  
1
17  
6
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
OUT  
IN  
Configurable (PD)  
PD  
NAADET1  
ANTON  
“0”  
P16  
Configurable (PU)  
Configurable (PD)  
Configurable (PU)  
Configurable (PU)  
Configurable (PD)  
Configurable (PU)  
PU  
NEEPROM  
GPSMODE5  
TXD1  
SIGHI1  
SCK1  
NWD_OVF  
P17  
2
SCK1  
TXD1  
P18  
45  
53  
4
“0”  
“0”  
P19  
GPSMODE6  
TIMEPULSE  
TXD2  
SIGLO1  
SCK2  
P20  
SCK2  
TXD2  
TIMEPULSE  
“0”  
P21  
52  
30  
3
P22  
RXD2  
RXD2  
SCK  
P23  
Configurable (PU)  
Configurable (PU)  
Configurable (PD)  
GPSMODE7  
GPSMODE8  
NAADET0  
SCK  
MOSI  
MCLK_OUT  
P24  
5
MOSI  
MISO  
NSS  
“0”  
“0”  
“0”  
P25  
55  
44  
54  
50  
16  
31  
15  
38  
39  
9
MISO  
P26  
Configurable (PU) GPSMODE10  
Configurable (PU) GPSMODE11  
Configurable (PU) GPSMODE12  
NPCS0  
NPCS1  
NPCS3  
AGCOUT0  
P27  
P29  
P30  
PD  
PU  
PD  
AGCOUT0  
RXD1  
“0”  
P31  
RXD1  
RF_ON  
SIGHI0  
SIGLO0  
TCK  
IN  
IN  
PU  
PU  
TDI  
10  
11  
12  
34  
35  
22  
23  
7, 14  
18, 36  
51  
43, 56  
33  
28  
27  
42  
IN  
TDO  
OUT  
IN  
TMS  
PU  
USB_DM  
USB_DP  
VBAT  
VBAT18(3)  
VDD18  
VDD18  
VDD18  
VDDIO(4)  
VDD_USB(5)  
XT_IN  
XT_OUT  
NC(6)  
I/O  
I/O  
IN  
OUT  
IN  
IN  
IN  
IN  
IN  
IN  
OUT  
Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset  
2. Ground plane  
3. VBAT18 represent the internal power supply of the backup power domain, see section “Power Supply” on page 17.  
4. VDDIO is the supply voltage for the following GPIO-pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24,  
P25, P26, P27 and P29, see section “Power Supply” on page 17.  
5. VDD_USB is the supply voltage for following the USB-pins: USB_DM and USB_DP, see section “Power Supply” on page  
17. For operation of the USB interface, supply of 3.0V to 3.6V is required.  
6. This pin is not connected  
6
ATR0625 [Preliminary]  
4925A–GPS–02/06  

与ATR0625-PYQW相关器件

型号 品牌 描述 获取价格 数据表
ATR0630 ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格

ATR0630-7KQY MICROCHIP Telecom Circuit, 1-Func, PBGA96

获取价格

ATR0630-7KQY ATMEL Telecom Circuit, 1-Func, PBGA96, 7 X 10 MM, 0.80 MM PITCH, ROHS COMPLIANT, BGA-96

获取价格

ATR0630-DK1 ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格

ATR0630-EK1 ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格

ATR0630P1 ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格