Datasheet > ATF16V8B/BQ/BQL

ATF16V8B/BQ/BQL

更新时间： 2022-01-18 22:57:00

品牌	Logo	应用领域
其他 - ETC		可编程逻辑器件
页数	文件大小	规格书
19页	549K
描述
ATF16V8B/BQ/BQL [Updated 4/01. 19 Pages] 250 gate electrically erasable PLD. 20 pins

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ATF16V8B/BQ/BQL 数据手册

ATF16V8B(QL)

Input Test Waveforms and

Measurement Levels:

Output Test Loads:

Commercial

t_R, t_F< 5 ns (10% to 90%)

Pin Capacitance

f = 1 MHz, T = 25°C⁽¹⁾

Typ

Max

Units

Conditions

V_IN= 0 V

C_IN

C_OUT

Note:

V_OUT= 0 V

1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Power-up Reset

The registers in the ATF16V8Bs are designed to reset dur-

ing power-up. At a point delayed slightly from V_CCcrossing

V_RST, all registers will be reset to the low state. As a result,

the registered output state will always be high on power-up.

This feature is critical for state machine initialization. How-

ever, due to the asynchronous nature of reset and the

uncertainty of how V_CCactually rises in the system, the fol-

lowing conditions are required:

1. The V_CCrise must be monotonic,

2. After reset occurs, all input and feedback setup

times must be met before driving the clock pin high,

and

Parameter

Description

Typ

Max

Units

3. The clock must remain stable during t_PR

Power-up

Reset Time

t_PR

600

1,000

Preload of Registered Outputs

Power-up

Reset Voltage

V_RST

3.8

4.5

The ATF16V8B’s registers are provided with circuitry to

allow loading of each register with either a high or a low.

This feature will simplify testing since any state can be

forced into the registers to control test sequencing. A

JEDEC file with preload is generated when a source file

with vectors is compiled. Once downloaded, the JEDEC file

preload sequence will be done automatically by most of the

approved programmers after the programming.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying

of the ATF16V8B fuse patterns. Once programmed, fuse

verify and preload are inhibited. However, the 64-bit User

Signature remains accessible.

The security fuse should be programmed last, as its effect

is immediate.

1 2 3 456 7 8...19

下载PDF

与ATF16V8B/BQ/BQL相关器件

型号	品牌	描述	获取价格	数据表
ATF16V8B_05	ATMEL	Highperformance EE PLD	获取价格
ATF16V8B_1	ATMEL	High Performance Flash PLD	获取价格
ATF16V8B-10GC	ETC	Electrically-Erasable PLD	获取价格
ATF16V8B-10GI	ATMEL	Flash PLD, 10ns, PAL-Type, CMOS, CDIP20, 0.300 INCH, CERDIP-20	获取价格
ATF16V8B-10GM	ATMEL	Flash PLD, 10ns, PAL-Type, CMOS, CDIP20, 0.300 INCH, CERDIP-20	获取价格
ATF16V8B-10GM/883	ATMEL	Flash PLD, 10ns, PAL-Type, CMOS, CDIP20, 0.300 INCH, CERDIP-20	获取价格