5秒后页面跳转
ATF1504ASV-15JU44-T PDF预览

ATF1504ASV-15JU44-T

更新时间: 2024-02-09 02:25:32
品牌 Logo 应用领域
美国微芯 - MICROCHIP 时钟输入元件可编程逻辑
页数 文件大小 规格书
30页 847K
描述
EE PLD

ATF1504ASV-15JU44-T 技术参数

生命周期:Active包装说明:QCCJ,
Reach Compliance Code:unknown风险等级:5.69
最大时钟频率:50 MHzJESD-30 代码:S-PQCC-J44
长度:16.5862 mm专用输入次数:
I/O 线路数量:32端子数量:44
最高工作温度:85 °C最低工作温度:-40 °C
组织:0 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
可编程逻辑类型:EE PLD传播延迟:15 ns
筛选级别:TS 16949座面最大高度:4.572 mm
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:16.5862 mmBase Number Matches:1

ATF1504ASV-15JU44-T 数据手册

 浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第3页浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第4页浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第5页浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第7页浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第8页浏览型号ATF1504ASV-15JU44-T的Datasheet PDF文件第9页 
ATF1504ASV/ATF1504ASVL  
Input Diagram  
I/O Diagram  
All ATF1504ASV(L) also have an optional Power-Down  
mode. In this mode, current drops to below 5 mA.  
Speed/Power Management  
The ATF1504ASV(L) has several built-in speed and  
power management features. The ATF1504ASVL con-  
tains circuitry that automatically puts the device into a  
low-power Standby mode when no logic transitions are  
occurring. This not only reduces power consumption  
during inactive periods, but also provides proportional  
power savings for most applications running at system  
speeds below 5 MHz.  
When the power-down option is selected, either PD1 or  
PD2 pins (or both) can be used to power down the part.  
The power-down option is selected in the design  
software or design source file. When enabled, the  
device goes into power-down when either PD1 or PD2  
is high. In the Power-Down mode, all internal logic  
signals are latched and held, as are any enabled  
outputs.  
To further reduce power, each ATF1504ASV(L) macro-  
cell has a reduced-power bit feature. This feature  
allows individual macrocells to be configured for maxi-  
mum power savings. This feature may be selected as  
a design option.  
All pin transitions are ignored until the PD pin is brought  
low. When the power-down feature is enabled, the PD1  
or PD2 pin cannot be used as a logic input or output.  
However, the pin’s macrocell may still be used to gen-  
erate buried foldback and cascade logic signals.  
2019 Microchip Technology Inc.  
DS20006185A-page 6  

与ATF1504ASV-15JU44-T相关器件

型号 品牌 描述 获取价格 数据表
ATF1504ASV-15QC100 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASV-15QI100 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL MICROCHIP Low Power, Vcc-3.3V, 64 MC, ISP, Green package, CPLD

获取价格

ATF1504ASVL_14 ATMEL High-density, High-performance, Electrically-erasable Complex

获取价格

ATF1504ASVL-20 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格