ATF1504ASV/ATF1504ASVL
ATF1504ASV(L) 3.3V 64-Macrocell CPLD Data Sheet
Features
Enhanced Features
• High-Density, High-Performance, Electri-
cally-Erasable Complex Programmable Logic
Device:
• Improved Connectivity (Additional Feedback
Routing, Alternate Input Routing)
• Output Enable Product Terms
• Transparent-Latch Mode
- 3.0V to 3.6V operating range
- 64 macrocells
• Combinatorial Output with Registered Feedback
within any Macrocell
- 5 product terms per macrocell, expandable
up to 40 per macrocell
• Three Global Clock Pins
- 44 and 100 pins
• ITD (Input Transition Detection) Circuits on Global
Clocks, Inputs and I/O
- 15 ns maximum pin-to-pin delay
- Registered operation up to 77 MHz
- Enhanced routing resources
• Fast Registered Input from Product Term
• Programmable “Pin-keeper” Option
• VCC Power-Up Reset Option
• In-System Programmability (ISP) via JTAG
• Flexible Logic Macrocell:
• Pull-Up Option on JTAG Pins (TMS and TDI)
• Advanced Power Management Features:
- D/T/Latch configurable flip-flops
- Global and individual register control signals
- Global and individual output enable
- Programmable output slew rate
- Programmable output open-collector option
- Edge-controlled power-down
(ATF1504ASVL)
- Individual macrocell power option
- Disable ITD on global clocks
- Maximum logic utilization by burying a regis-
ter with a COM output
Packages
• Advanced Power Management Features:
- Automatic 5 µA Standby (ATF1504ASVL)
- Pin-controlled 100 µA Standby mode (typical)
• 44-Lead PLCC
• 44-Lead and 100-Lead TQFP
- Programmable pin-keeper circuits on inputs
and I/Os
Description
The ATF1504ASV(L) is a high-performance, high-den-
sity complex programmable logic device (CPLD) that
utilizes Microchip’s proven electrically-erasable mem-
ory technology. With 64 logic macrocells and up to
68 inputs and I/Os, it easily integrates logic from sev-
eral TTL, SSI, MSI, LSI and classic PLDs. The
ATF1504ASV(L)’s enhanced routing switch matrices
increase usable gate count and the odds of successful
pin-locked design modifications.
- Reduced-power feature per macrocell
• Available in Industrial Temperature Range
• Robust EEPROM Technology:
- 100% tested
- Completely reprogrammable
- 10,000 Program/Erase cycles
- 20-year data retention
- 2000V ESD protection
The ATF1504ASV(L) has up to 64 bidirectional I/O pins
and four dedicated input pins, depending on the type of
device package selected. Each dedicated pin can also
serve as a global control signal (register clock, register
Reset or output enable). Each of these control signals
can be selected for use individually within each
macrocell.
- 200 mA latch-up immunity
• JTAG Boundary-Scan Testing to IEEE Std.
1149.1-1990 and 1149.1a-1993 Supported
• PCI-Compliant
• Security Fuse Feature
• Green (Pb/Halide-Free/RoHS Compliant)
Package Options
2019 Microchip Technology Inc.
DS20006185A-page 1
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
