Table 3.
AC Characteristics
Applicable over recommended operating range from VCC = +2.7 to 5.5V, TAC = -40°C to +85°C, CL = 30pF
(unless otherwise noted)
Symbol
fCLK
Parameter
Async Clock Frequency (VCC Range: +4.5 - 5.5V)
Async Clock Frequency (VCC Range: +2.7 - 3.3V)
Synch Clock Frequency
Clock Duty cycle
Min
1
Max
Units
MHZ
MHZ
MHZ
%
5
fCLK
1
4
fCLK
0
1
40
60
tR
Rise Time - I/O, RST
1
μS
tF
Fall Time - I/O, RST
1
μS
tR
Rise Time - CLK
9% x period
9% x period
35
μS
tF
Fall Time - CLK
μS
tAA
Clock Low to Data Out Valid
Start Hold Time
nS
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tSU.STO
tDH
200
200
10
nS
Start Set-up Time
nS
Data In Hold Time
nS
Data In Set-up Time
100
200
20
nS
Stop Set-up Time
nS
Data Out Hold Time
nS
Write Cycle Time (at 25° C)
tWR
5
7
mS
mS
tWR
Write Cycle Time (-40° to +85°C)
4.
Device Operation for Synchronous Protocols
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin
may change only during SCL low time periods (see Figure 5 on page 8). Data changes
during SCL high periods will indicate a start or stop condition as defined below.
START CONDITION:
STOP CONDITION:
ACKNOWLEDGE:
A high-to-low transition of SDA with SCL high is a start condition which must precede any
other command (see Figure 6 on page 8).
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power mode (see Figure 6 on page 8).
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit
words. The EEPROM sends a zero to acknowledge that it has received each word. This
happens during the ninth clock cycle.
MEMORY RESET:
After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by
following these steps:
1. Clock up to 9 cycles.
6
AT88SC3216C
5014KS–SMEM–08/09