Datasheet > AT804S16

AT804S16

更新时间： 2022-11-25 11:23:06

品牌	Logo	应用领域
POSEICO		/
页数	文件大小	规格书
4页	48K
描述
PHASE CONTROL THYRISTOR

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AT804S16 数据手册

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY

Tel. int. +39/(0)10 6556549 - (0)10 6556488

Fax Int. +39/(0)10 6442510

Ansaldo Trasporti s.p.a.

Unita' Semiconduttori

ANSALDO

Tx 270318 ANSUSE I -

PHASE b

AT804

Repetitive voltage up to

1600 V

985 A

Mean on-state current

Surge current

12.5 kA

FINAL SPECIFICATION

Feb 97 - ISSUE : 04

[°C]

Symbol

Characteristic

Conditions

Value

Unit

BLOCKING

V RRM

V RSM

V DRM

I RRM

I DRM

Repetitive peak reverse voltage

Non-repetitive peak reverse voltage

Repetitive peak off-state voltage

Repetitive peak reverse current

Repetitive peak off-state current

125 1600

125 1700

125 1600

V=VRRM

V=VDRM

125

CONDUCTING

I T (AV)

I TSM

I² t

Mean on-state current

Surge on-state current

I² t

180° sin, 50 Hz, Th=55°C, double side cooled

180° sin, 50 Hz, Tc=85°C, double side cooled

sine wave, 10 ms

985

770

125

12.5

without reverse voltage

781 x1E3

1.63

A²s

V T

On-state voltage

On-state current = 1600 A

V T(TO)

r T

Threshold voltage

On-state slope resistance

125

1.0

125 0.380

mohm

SWITCHING

di/dt

dv/dt

Critical rate of rise of on-state current, min. From 75% VDRM up to 1050 A, gate 10V 5ohm 125

200

500

1.1

A/µs

V/µs

µs

Critical rate of rise of off-state voltage, min. Linear ramp up to 70% of VDRM

125

Gate controlled delay time, typical

Circuit commutated turn-off time, typical

Reverse recovery charge

VD=100V, gate source 25V, 10 ohm , tr=.5 µs

dV/dt = 20 V/µs linear up to 75% VDRM

di/dt=-20 A/µs, I= 700 A

VR= 50 V

200

µs

Q rr

I rr

I H

125

µC

Peak reverse recovery current

Holding current, typical

VD=5V, gate open circuit

VD=5V, tp=30µs

300

700

I L

Latching current, typical

GATE

V GT

Gate trigger voltage

VD=5V

3.5

250

0.25

I GT

Gate trigger current

VD=5V

V GD

V FGM

Non-trigger gate voltage, min.

Peak gate voltage (forward)

Peak gate current

VD=VDRM

125

FGM

V RGM

P GM

P G

Peak gate voltage (reverse)

Peak gate power dissipation

Average gate power dissipation

Pulse width 100 µs

150

MOUNTING

R th(j-h)

Thermal impedance, DC

Thermal impedance

Junction to heatsink, double side cooled

Case to heatsink, double side cooled

°C/kW

R th(c-h)

T j

Operating junction temperature

Mounting force

-30 / 125

11.8 / 13.2

300

°C

Mass

ORDERING INFORMATION : AT804 S 16

VDRM&VRRM/100

standard specification

12 3 4

下载PDF

与AT804S16相关器件

型号	品牌	描述	获取价格	数据表
AT-805	HRS	Fixed Attenuator, 0MHz Min, 2500MHz Max	获取价格
AT80569AJ073N	INTEL	RISC Microprocessor, 32-Bit, 2830MHz, PBGA775	获取价格
AT80569AJ073N/SLGAE	INTEL	RISC Microprocessor, 32-Bit, 2830MHz, PBGA775	获取价格
AT80569PJ073N	INTEL	RISC Microprocessor, 64-Bit, 2830MHz, CMOS, PBGA775	获取价格
AT80569PJ073N/SLB8V	INTEL	RISC Microprocessor, 64-Bit, 2830MHz, CMOS, PBGA775	获取价格
AT80569PJ080N	INTEL	RISC Microprocessor, 64-Bit, 3000MHz, CMOS, PBGA775	获取价格