5秒后页面跳转
AT17LV128-10SL PDF预览

AT17LV128-10SL

更新时间: 2024-11-22 03:03:11
品牌 Logo 应用领域
爱特美尔 - ATMEL 时钟ATM异步传输模式光电二极管内存集成电路
页数 文件大小 规格书
26页 616K
描述
Configuration Memory, 128KX1, Serial, CMOS, PDSO20, 0.300 INCH, PLASTIC, MS-013AC, SOIC-20

AT17LV128-10SL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.83其他特性:IT CAN OPERATES ON 4.75-5.25 RANGE SUPPLY VOLTAGE ALSO
最大时钟频率 (fCLK):10 MHzJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
内存密度:131072 bit内存集成电路类型:CONFIGURATION MEMORY
内存宽度:1湿度敏感等级:2
功能数量:1端子数量:20
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX1
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:SERIAL
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:7.5 mm

AT17LV128-10SL 数据手册

 浏览型号AT17LV128-10SL的Datasheet PDF文件第2页浏览型号AT17LV128-10SL的Datasheet PDF文件第3页浏览型号AT17LV128-10SL的Datasheet PDF文件第4页浏览型号AT17LV128-10SL的Datasheet PDF文件第5页浏览型号AT17LV128-10SL的Datasheet PDF文件第6页浏览型号AT17LV128-10SL的Datasheet PDF文件第7页 
Features  
EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,  
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration  
Programs for Field Programmable Gate Arrays (FPGAs)  
Supports both 3.3V and 5.0V Operating Voltage Applications  
In-System Programmable (ISP) via Two-Wire Bus  
Simple Interface to SRAM FPGAs  
Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera® FLEX®, APEX™  
Devices, ORCA®, Xilinx® XC3000, XC4000, XC5200, Spartan®, Virtex® FPGAs  
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays  
Very Low-power CMOS EEPROM Process  
FPGA  
Configuration  
EEPROM  
Memory  
Programmable Reset Polarity  
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC and 44-lead TQFP  
Packages  
Emulation of Atmel’s AT24CXXX Serial EEPROMs  
Low-power Standby Mode  
High-reliability  
AT17LV65  
– Endurance: 100,000 Write Cycles  
– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for  
Commercial Parts (at 70°C)  
Green (Pb/Halide-free/RoHS Compliant) Package Options Available  
AT17LV128  
AT17LV256  
AT17LV512  
AT17LV010  
AT17LV002  
AT17LV040  
1. Description  
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-  
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-  
lead PLCC, 20-lead SOIC and 44-lead TQFP, see Table 1-1. The AT17LV series  
Configurators uses a simple serial-access procedure to configure one or more FPGA  
devices. The user can select the polarity of the reset function by programming four  
EEPROM bytes. These devices also support a write-protection mechanism within its  
programming mode.  
3.3V and 5V  
System Support  
The AT17LV series configurators can be programmed with industry-standard pro-  
grammers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.  
2321I–CNFG–2/08  

与AT17LV128-10SL相关器件

型号 品牌 获取价格 描述 数据表
AT17LV128-10TQC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128-10TQI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128A ATMEL

获取价格

FPGA Configuration EEPROM
AT17LV128A-10BJC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128A-10BJI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128A-10CC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128A-10CI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV128A-10JC ATMEL

获取价格

FPGA Configuration EEPROM
AT17LV128A-10JI ATMEL

获取价格

FPGA Configuration EEPROM
AT17LV128A-10JJ ATMEL

获取价格

Configuration Memory, 128KX1, Serial, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20