AS7C4096
AS7C34096
®
ꢀꢀ
Write cycle (over the operating range)
–10
–12
–15
–20
Parameter
Write cycle time
Symbol Min
Max
–
Min
12
8
Max
–
Min
15
10
10
0
Max
–
Min
20
12
12
0
Max Unit Notes
tWC
tCW
tAW
tAS
10
7
–
–
–
–
–
–
–
–
–
–
9
–
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Chip enable (CE) to write end
Address setup to write end
Address setup time
–
–
–
7
–
8
–
–
0
–
0
–
–
Write pulse width (OE = high)
Write pulse width (OE = low
Address hold from end of write
Write recovery time
tWP1
tWP2
tAH
7
–
8
–
10
15
0
–
12
20
0
10
0
–
12
0
–
–
–
–
–
tWR
tDW
tDH
tWZ
tOW
0
–
0
–
0
–
0
Data valid to write end
5
–
6
–
7
–
9
Data hold time
0
–
0
–
0
–
0
4, 5
4, 5
4, 5
Write enable to output in high Z
Output active from write end
0
5
0
6
0
7
0
3
–
3
–
3
–
3
ꢀꢈꢃꢀꢀ
Write waveform 1 (WE controlled)
t
WC
t
WR
t
t
AW
AH
Address
WE
t
WP
t
AS
t
t
DW
DH
D
Data valid
IN
t
t
WZ
OW
D
OUT
ꢀꢈꢃꢀꢀ
Write waveform 2 (CE controlled)
t
WC
t
WR
t
t
AH
AW
Address
t
t
CW
AS
CE
t
WP
WE
t
t
t
WZ
DW
DH
D
Data valid
IN
D
OUT
11/28/01; v.1.7
Alliance Semiconductor
P. 5 of 10