Datasheet > AS4C1M16S-CI

AS4C1M16S-CI

更新时间： 2022-02-26 11:04:50

品牌	Logo	应用领域
ALSC		/
页数	文件大小	规格书
54页	1530K
描述
Programmable Mode registers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AS4C1M16S-CI 数据手册

AS4C1M16S-C&I

CLK

DQM

NOP

READ A

NOP

WRITE B

DIN B₀

NOP

COMMAND

CAS# Latency=2

t_CK2, DQ

DIN B₁

DIN B₂

DIN B₃

Must be Hi-Z before

the Write Command

Don’t Care

Figure 7. Read to Write Interval

(Burst Length  4, CAS# Latency = 2)

CLK

DQM

NOP

READ A

NOP

WRITE B

DIN B₀

NOP

COMMAND

CAS# Latency=3

t_CK3, DQ

DOUT A₀

DIN B₁

DIN B₂

Must be Hi-Z before

the Write Command

Don’t Care

≧

Figure 8. Read to Write Interval

(Burst Length

4, CAS# Latency = 3)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/

PrechargeAll command to the same bank. The following figure shows the optimum time that

BankPrecharge/ PrechargeAll command is issued in different CAS# latency.

CLK

Bank,

Col A

Bank

Row

Bank (s)

ADDRESS

t_RP

READ A

NOP

Precharge

NOP

Activate

NOP

COMMAND

CAS# Latency=2

t_CK2, DQ

DOUT A₀

DOUT A₁

DOUT A₀

DOUT A₂

DOUT A₁

DOUT A₃

DOUT A₂

CAS# Latency=3

t_CK3, DQ

DOUT A₃

Figure 9. Read to Precharge

(CAS# Latency = 2, 3)

Confidential

Rev. 2.0

March /2015

1...7 8 91011 12 13...54

中文翻译

下载PDF

与AS4C1M16S-CI相关器件

型号	品牌	描述	获取价格	数据表
AS4C256K16E0	ALSC	5V 256Kx16 CMOS DRAM (EDO)	获取价格
AS4C256K16E0-30	ALSC	5V 256Kx16 CMOS DRAM (EDO)	获取价格
AS4C256K16E0-30JC	ALSC	5V 256Kx16 CMOS DRAM (EDO)	获取价格
AS4C256K16E0-35	ALSC	5V 256Kx16 CMOS DRAM (EDO)	获取价格
AS4C256K16E0-35JC	ALSC	5V 256Kx16 CMOS DRAM (EDO)	获取价格
AS4C256K16E0-45JC	ETC	x16 EDO Page Mode DRAM	获取价格