5秒后页面跳转
捷配首页

Datasheet > APA075-BGGI
APA075-BGGI PDF预览

APA075-BGGI

更新时间： 2024-12-01 06:37:19
品牌 Logo 应用领域
ACTEL 闪存
页数 文件大小 规格书
174页 4720K
描述
ProASIC Flash Family FPGAs

阅读下载

中文翻译

获取价格

APA075-BGGI 数据手册

 浏览型号APA075-BGGI的Datasheet PDF文件第2页浏览型号APA075-BGGI的Datasheet PDF文件第3页浏览型号APA075-BGGI的Datasheet PDF文件第4页浏览型号APA075-BGGI的Datasheet PDF文件第5页浏览型号APA075-BGGI的Datasheet PDF文件第6页浏览型号APA075-BGGI的Datasheet PDF文件第7页 
v5.7  
®
ProASICPLUS® Flash Family FPGAs  
High Performance Routing Hierarchy  
Features and Benefits  
High Capacity  
•
•
•
•
Ultra-Fast Local and Long-Line Network  
High-Speed Very Long-Line Network  
High-Performance, Low Skew, Splittable Global Network  
100% Routability and Utilization  
Commercial and Industrial  
•
•
•
75,000 to 1 Million System Gates  
27 k to 198 kbits of Two-Port SRAM  
66 to 712 User I/Os  
I/O  
•
•
Schmitt-Trigger Option on Every Input  
2.5 V/3.3 V Support with Individually-Selectable Voltage and  
Slew Rate  
Military  
•
•
•
•
Bidirectional Global I/Os  
•
•
•
300, 000 to 1 million System Gates  
72 k to 198 kbits of Two Port SRAM  
158 to 712 User I/Os  
Compliance with PCI Specification Revision 2.2  
Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant  
PLUS  
Pin Compatible Packages across the ProASIC  
Family  
Reprogrammable Flash Technology  
Unique Clock Conditioning Circuitry  
•
•
•
•
•
•
0.22 µm 4 LM Flash-Based CMOS Process  
Live At Power-Up (LAPU) Level 0 Support  
Single-Chip Solution  
No Configuration Device Required  
Retains Programmed Design during Power-Down/Up Cycles  
Mil/Aero Devices Operate over Full Military Temperature  
Range  
•
PLL with Flexible Phase, Multiply/Divide and Delay  
Capabilities  
Internal and/or External Dynamic PLL Configuration  
Two LVPECL Differential Pairs for Clock or Data Inputs  
•
•
Standard FPGA and ASIC Design Flow  
•
•
Flexibility with Choice of Industry-Standard Front-End Tools  
Efficient Design through Front-End Timing and Gate Optimization  
Performance  
•
3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military  
temperature)  
ISP Support  
•
In-System Programming (ISP) via JTAG Port  
•
•
Two Integrated PLLs  
SRAMs and FIFOs  
External System Performance up to 150 MHz  
•
SmartGen Netlist Generation Ensures Optimal Usage of  
Embedded Memory Blocks  
24 SRAM and FIFO Configurations with Synchronous and  
Asynchronous Operation up to 150 MHz (typical)  
Secure Programming  
®
•
The Industry’s Most Effective Security Key (FlashLock )  
•
Low Power  
•
•
•
Low Impedance Flash Switches  
Segmented Hierarchical Routing Structure  
Small, Efficient, Configurable (Combinatorial or Sequential)  
Logic Cells  
Table 1 • ProASICPLUS Product Profile  
1
1
1
Device  
Maximum System Gates  
Tiles (Registers)  
Embedded RAM Bits (k=1,024 bits)  
APA075  
75,000  
3,072  
27 k  
12  
APA150  
150,000  
6,144  
36k  
16  
APA300  
APA450  
450,000  
12,288  
108 k  
48  
APA600  
APA750  
750,000  
32,768  
144 k  
64  
APA1000  
300,000  
8,192  
72 k  
32  
600,000  
21,504  
126 k  
56  
1,000,000  
56,320  
198 k  
88  
Embedded RAM Blocks (256x9)  
LVPECL  
2
2
2
2
2
2
2
PLL  
2
2
2
2
2
2
2
Global Networks  
Maximum Clocks  
Maximum User I/Os  
JTAG ISP  
4
24  
158  
Yes  
Yes  
4
32  
242  
Yes  
Yes  
4
32  
290  
Yes  
Yes  
4
48  
344  
Yes  
Yes  
4
56  
454  
Yes  
Yes  
4
64  
562  
Yes  
Yes  
4
88  
712  
Yes  
Yes  
PCI  
Package (by pin count)  
TQFP  
PQFP  
100, 144  
208  
100  
208  
456  
–
208  
456  
–
208  
456  
–
208  
456  
–
208  
456  
–
208  
456  
PBGA  
–
FBGA  
CQFP  
CCGA/LGA  
144  
144, 256  
144, 256  
208, 352  
144, 256, 484 256, 484, 676  
676, 896  
896, 1152  
208, 352  
624  
2
208, 352  
624  
2
Notes:  
1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.  
2. These packages are available only for Military/MIL-STD-883B devices.  
September 2008  
i
© 2008 Actel Corporation  
See the Actel website for the latest version of the datasheet.  
1234567...174

中文翻译

下载PDF

与APA075-BGGI相关器件

型号 品牌 获取价格 描述 数据表
APA075-BGGM ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-BGGPP ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-BGI ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-BGM ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-BGPP ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-CGB ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-CGES ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-CGGB ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-CGGES ACTEL

获取价格

 		ProASIC Flash Family FPGAs
APA075-CGGI ACTEL

获取价格

 		ProASIC Flash Family FPGAs

与APA075-BGGI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证