Datasheet > AN217

AN217

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
18页	325K
描述
C8051F35X DELTA-SIGMA ADC USER’S GUIDE

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

AN217 数据手册

AN217

Once the modulator clock is configured, the modulator sample rate of the ADC is also set to MDCLK/128.

Therefore, the typical sample rate is 2.4576 MHz/128 = 19.2 kHz. This will be well above the signal bandwidth

measured, as the maximum output word rate for the ADC is 1 kHz.

SFR Definition 2.2. ADC0CLK: ADC0 Modulator Clock Divisor

R/W

Bit7

R/W

Bit6

R/W

Bit5

R/W

Bit3

R/W

Bit2

R/W

Bit1

R/W

Reset Value

ADC0CLK

Bit4

00000000

Bit0

SFR Address:

0xF7

Bits 7–0: ADC0CLK: ADC0 Modulator Clock Divisor.

This register establishes the Modulator Clock (MDCLK), by dividing down the system clock

(SYSCLK). The input signal is sampled by the modulator at a frequency of MDCLK / 128. For opti-

mal performance, the divider should be chosen such that the modulator clock is equal to

2.4576 MHz (modulator sampling rate = 19.2 kHz).

The system clock is divided according to the equation:

MDCLK = SYSCLK / (ADC0CLK + 1)

Note: The Modulator Sampling Rate is not the ADC Output Word Rate.

Rev. 0.2

1...3 4 567 8 9...18

下载PDF

型号	品牌	描述	获取价格	数据表
AN217P	ETC	用于立体声收音机和收录机的AM调谐器及FM/AM高放、福频、本振、中放电路.	获取价格
AN219	MICROCHIP	Comparing Digital Potentiometers to Mechanical Potentiometers	获取价格
AN-2195	TI	AN-2195 Driving High Speed ADCs with the LMH6521 DVGA for High IF AC-Coupled Applications	获取价格
AN-22	ETC	Designing Multiple Output Power Supplies with TOPSwitch	获取价格
AN220	SILICON	USB DRIVER CUSTOMIZATION	获取价格
AN2200	SEOUL	Acriche series	获取价格