AMIS710401-A4: 400dpi CIS Module
Data Sheet
Red 600nm LED Light Source
11.0 Timing Characteristics at 25°C
The timing characteristics at 25°C for the I/O clocks are shown in Figure 5 and their definitions are detailed in Table 9.
Figure 5: Module Timing Diagram
Table 9: Timing Definitions
Item
Clock cycle time
Symbol
Min.
0.182
46
25
84
86
94
50
100
Typ.
Max.
2.9
730
75
Units
µs
ns
%
ns
ns
ns
ns
ns
to
tw
Clock pulse width
Clock duty cycle
Prohibit crossing time of the SP(1)
Data setup time
Data hold time
Signal delay time
Signal settling time
Note:
tprh
tds
tdh
tdl
tsh
(1) "Prohibit crossing of the SP", tprh, is to indicate that the start pulse should not be active high between two consecutive low going clock pulses. All falling clock
edges under an active high start pulse loads the internal shift register, therefore the start pulse must be active over only one falling clock edge. A high start pulse
crossing over any rising clock edges are ignored by the shift register. One simple way to ensure that the start pulse will not be actively high for any two consecutive
falling clock edges is to generate the start pulse on a rising clock edge and terminate it on the following rising clock edge.
AMI Semiconductor – Jun. 06, M-20589-001
7
www.amis.com