5秒后页面跳转
AM27C040-90PI PDF预览

AM27C040-90PI

更新时间: 2024-11-17 22:56:31
品牌 Logo 应用领域
超微 - AMD 内存集成电路光电二极管可编程只读存储器OTP只读存储器电动程控只读存储器
页数 文件大小 规格书
13页 168K
描述
4 Megabit (512 K x 8-Bit) CMOS EPROM

AM27C040-90PI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP32,.6
针数:32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.71
风险等级:5.6最长访问时间:90 ns
I/O 类型:COMMONJESD-30 代码:R-PDIP-T32
JESD-609代码:e0长度:42.037 mm
内存密度:4194304 bit内存集成电路类型:OTP ROM
内存宽度:8功能数量:1
端子数量:32字数:524288 words
字数代码:512000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP32,.6封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:5.715 mm
最大待机电流:0.0001 A子类别:OTP ROMs
最大压摆率:0.04 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:15.24 mmBase Number Matches:1

AM27C040-90PI 数据手册

 浏览型号AM27C040-90PI的Datasheet PDF文件第2页浏览型号AM27C040-90PI的Datasheet PDF文件第3页浏览型号AM27C040-90PI的Datasheet PDF文件第4页浏览型号AM27C040-90PI的Datasheet PDF文件第5页浏览型号AM27C040-90PI的Datasheet PDF文件第6页浏览型号AM27C040-90PI的Datasheet PDF文件第7页 
FINAL  
Am27C040  
4 Megabit (512 K x 8-Bit) CMOS EPROM  
DISTINCTIVE CHARACTERISTICS  
Fast access time  
Single +5 V power supply  
— Available in speed options as fast as 90 ns  
Low power consumption  
±10% power supply tolerance standard  
100% Flashrite™ programming  
— Typical programming time of 1 minute  
— <10 µA typical CMOS standby current  
Latch-up protected to 100 mA from –1 V to  
JEDEC-approved pinout  
VCC + 1 V  
— Plug-in upgrade for 1 Mbit and 2 Mbit EPROMs  
— Easy upgrade from 28-pin JEDEC EPROMs  
High noise immunity  
Compact 32-pin DIP, PDIP, PLCC packages  
GENERAL DESCRIPTION  
The Am27C040 is a 4 Mbit ultraviolet erasable pro-  
grammable read-only memory. It is organized as 512K  
bytes, operates from a single +5 V supply, has a static  
standby mode, and features fast single address loca-  
tion programming. The device is available in windowed  
ceramic DIP packages and plastic one-time program-  
mable (OTP) packages.  
thus eliminating bus contention in a multiple bus micro-  
processor system.  
AMD’s CMOS process technology provides high  
speed, low power, and high noise immunity. Typical  
power consumption is only 100 mW in active mode,  
and 50 µW in standby mode.  
All signals are TTL levels, including programming sig-  
nals. Bit locations may be programmed singly, in  
blocks, or at random. The device supports AMD’s  
Flashrite programming algorithm (100 µs pulses) re-  
sulting in typical programming time of 1 minute.  
Data can be typically accessed in less than 90 ns, al-  
lowing high-performance microprocessors to operate  
without any WAIT states. The device offers separate  
Output Enable (OE#) and Chip Enable (CE#) controls,  
BLOCK DIAGRAM  
V
Data Outputs  
DQ0–DQ7  
CC  
V
V
SS  
PP  
Output Enable  
Chip Enable  
and  
OE#  
Output  
Buffers  
Prog Logic  
CE#/PGM#  
Y
Y
Gating  
Decoder  
A0–A18  
Address  
Inputs  
X
4,194,304-Bit  
Cell Matrix  
Decoder  
14971G-1  
Publication# 14971 Rev: G Amendment/0  
Issue Date: May 1998