5秒后页面跳转
AFE1200-96S48NA PDF预览

AFE1200-96S48NA

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
雅特生 - ARTESYN /
页数 文件大小 规格书
3页 100K
描述
Single output

AFE1200-96S48NA 数据手册

 浏览型号AFE1200-96S48NA的Datasheet PDF文件第1页浏览型号AFE1200-96S48NA的Datasheet PDF文件第3页 
DISTRIBUTED POWER FRONT END AC/DC POWER SUPPLIES  
|
1200W AC/DC  
1200 Watt  
AC/DC PFC front-end for distributed power architectures  
OUTPUT CURRENT  
OUTPUT  
VOLTAGE  
TOTAL  
REMOTE  
ON/OFF  
PARALLEL  
RIPPLE  
MODEL NUMBER  
MIN  
0A  
MAX  
2ꢀA  
ꢀ0A  
REGULATION  
INTERFACES  
48VDC  
24VDC  
480mV  
240mV  
±±.05  
±±.05  
Inhibit  
Inhibit  
All  
All  
AFE1200-96S48NA  
AFE1200-96S24NA  
0A  
AC Good  
(AC OK)  
Parallel interface specifications  
Output bi-level signal. Bi-level output signal is open-collector (drain) with a  
ꢀmA sink capability and maximum voltage stand-off of 60VDC.  
Logic 0 : AC input below normal operating range.  
All signals are referenced to ISO_GND unless otherwise indicated.  
Logic 1 : AC input within steady-state operating range.  
Isolated signal ground  
(ISO_GND)  
May be connected to any voltage in the range from +Vout+ꢀVDC to -Vout-  
ꢀVDC.  
Voltage monitoring  
Input analog signal referenced to RS-. Adjusts output up to 4VDC higher than  
the nominal set point.  
(VMARG)  
Overtemperature  
(OTW)  
Output bi-level signal. Bi-level signals with a ꢀmA sink capability and  
maximum voltage stand-off of 60VDC.  
Logic 0 : Signal precedes OT shutdown by ꢀms.  
Logic 1 : Normal operation.  
Features  
Remote On/Off  
(INHIBIT)  
Input bi-level signals. Bi-level input signals shall be no greater than ꢀVDC.  
Logic 0 : Output inhibit.  
Live insertion and removal  
OR-ing diodes provided on output.  
Logic 1 : Normal operation.  
Voltage monitoring jacks  
Voltage margin down  
(DOWN)  
Located on front panel.  
Input bi-level signals. Bi-level input signals shall be no greater than ꢀVDC.  
Logic 0 : Nominal output voltage.  
LED’s (located on front panel)  
Logic 1 : 44.ꢀ to 4ꢀ.ꢀVDC output.  
Power Good  
Power Fail  
AC Good  
-
-
-
Green  
Red  
Green  
Power good signal  
(PWR_GOOD)  
Output bi-level signal. Bi-level signals are open-collector (drain) with a ꢀmA  
sink capability and maximum voltage stand-off of 60VDC.  
Logic 0 : Output undervoltage.  
Protection  
Thermal protection - automatic shut-off for fan failure or internal  
overtemperature.  
Logic 1 : Output voltage normal.  
Fault fail signal  
(F/F ±)  
Output Overload and Short Circuit - automatic shut-down after ±0 seconds.  
Current regulated output down to less than 1VDC.  
Differential relay contact, isolated from all outputs and returns within the  
power module.  
Relay closed : Power supply failure  
Relay open : Normal operation.  
Output Overvoltage - automatic shut-down for both main (60VDC max.) and  
auxiliary (1ꢀ.6VDC max.) outputs.  
Power fail warning signal  
(PFW)  
Output Undervoltage - automatic shut-down below 42VDC.  
Output bi-level signal. Bi-level signals are open-collector (drain) with a ꢀmA  
sink capability and maximum voltage stand-off of 60VDC.  
Logic 0 : Signal precedes loss of output power by ꢀms.  
Logic 1 : Normal operation.  
Current Share  
Active current sharing for up to 9 AFE1200 power modules.  
Module Missing Pin  
(MM)  
Short Pin  
Provision for detection of unseated or removed module. MM pins are  
common internal to the power supply. Internal pull-up resistor to +ꢀVDC logic  
bias, referenced to isolated GND  
Short pin located in the output connector initiates shut down of the power  
supply output when the power supply is removed from the host power shelf.  
Auxiliary Output  
(AUX ±)  
12VDC auxiliary output. Isolated from the main output. May be utilized for  
external housekeeping supply and connected to either main output.  
Current Monitor  
(IMON)  
Current source which mirrors magnitude of the output current. Signal return  
is referenced to RS-.  
Current Limit  
(CL)  
Output bi-level signal. Bi-level output signal with a ꢀmA sink capability and  
maximum voltage stand-off of 60VDC.  
Logic 0 : Output is in current mode control and is current limiting.  
Logic 1 : Normal operation.  
Reset  
(RESET)  
Input bi-level signal. Bi-level input signal shall be no greater than ꢀVDC.  
Logic 0 : Normal operation.  
Logic 1 : Resets fault indicators without unit shut-down.  
International Safety Standard Approvals  
AFE1200-96S24NA safety approval is pending  
EN609ꢀ0/IEC9ꢀ0 File No. E9972±97  
UL19ꢀ0 File No. E1±ꢀ7±4  
Please consult our website for the following items: Application Note  
http://www.artesyn.com  
PAGE 2  

与AFE1200-96S48NA相关器件

型号 品牌 描述 获取价格 数据表
AFE1203 BB 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格

AFE1203 TI 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格

AFE1203_14 TI 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格

AFE1203E BB 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格

AFE1203E TI 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格

AFE1203E/1K BB Digital SLIC, 1-Func, PDSO48, GREEN, SSOP-48

获取价格