Rx Memory Map 01h Upper Page
Details of receiver upper page 01h follow.
Address
Byte
128
Type Field Name/Description
Bit
all
all
all
all
RO
RO
RO
RO
RO
RO
Internal Temperature High Alarm Threshold MSB: Integer part coded in signed 2’s complement
129
Internal Temperature High Alarm Threshold LSB: Fractional part in units of 1˚/256 coded in binary.
Internal Temperature Low Alarm Threshold MSB: Integer part coded in signed 2’s complement
Internal Temperature Low Alarm Threshold LSB: Fractional part in units of 1˚/256 coded in binary.
Reserved
130
131
132-143 all
144-145 all
Internal 3.3 Vcc High Alarm Threshold: Voltage in 100 μV units coded as 16 bit unsigned integer, low
address is MSB.
146-147 all
RO
Internal 3.3 Vcc Low Alarm Threshold: Voltage in 100 μV units coded as 16 bit unsigned integer, low
address is MSB.
148-151 all
152-153 all
RO
RO
Reserved
Internal 2.5 Vcc High Alarm Threshold: Voltage in 100 μV units coded as 16 bit unsigned integer, low
address is MSB.
154-155 all
RO
Internal 2.5 Vcc Low Alarm Threshold: Voltage in 100 μV units coded as 16 bit unsigned integer, low
address is MSB.
156-159 all
160-183 all
184-185 all
RO
RO
RO
Reserved
Thresholds Reserved: Coded 00h
Rx Optical Power All Channels High Alarm Threshold: Optical power in 0.1 μW units coded as 16 bit
unsigned integer, low address is MSB.
186-187 all
188-223 all
RO
Rx Optical Power All Channels Low Alarm Threshold: Optical power in 0.1 μW units coded as 16 bit
unsigned integer, low address is MSB.
Thresholds Reserved: Coded 00h
RO
224
225
225
226
226
226
226
226
227
227
227
227
227
227
227
227
228
228
229
229
230
230
231
all
7-1
0
RO
Check sum: Low order 8 bits of the sum of all bytes from 128 through 223 inclusive
Reserved: Coded 0000000b
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
RWn
IntL Pulse/Static Option: Writing 1 sets IntL to Static mode, Default is 0 for Pulse mode
Reserved: Coded 0000b
7-4
3
Output Polarity Flip Channel 11: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 10: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 9: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 8: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 4: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 6: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 5: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 4: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 3: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 2: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 1: Writing 1 inverts truth of the differential output pair, Default is 0.
Output Polarity Flip Channel 0: Writing 1 inverts truth of the differential output pair, Default is 0.
Rx Output Amplitude Control: Channel 11. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 10. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 9. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 8. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 7. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 6. See below for code description. Default = 0011b
Rx Output Amplitude Control: Channel 5. See below for code description. Default = 0011b
2
1
0
7
6
5
4
3
2
1
0
7-4
3-0
7-4
3-0
7-4
3-0
7-4
42
5秒后页面跳转
深入解析CS8416引脚说明、参数、技术特点
TPA3116D2功放芯片参数详解、引脚说明
移位寄存器74HC165引脚说明、驱动程序示例解读
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
