Data Sheet
ADuM6420A/ADuM6421A/ADuM6422A
Table 6. Switching Specifications
Parameter
Symbol Min Typ Max Unit
Test Conditions/Comments
SWITCHING SPECIFICATIONS
Pulse Width
Data Rate
Propagation Delay
Pulse Width Distortion
Change vs. Temperature
Propagation Delay Skew
PW
10
ns
Mbps
ns
ns
ps/°C
ns
Within pulse width distortion (PWD) limit
Within PWD limit
50% input to 50% output
100
15
5
tPHL, tPLH
PWD
7.0
10
1
1.5
|tPLH − tPHL|
tPSK
8.0
Between any two units at the same temperature, voltage, and
load
Channel Matching
Codirectional
Opposing Direction
Jitter
tPSKCD
tPSKOD
1
1
816
5.0
5.0
ns
ns
ps p-p
Table 7. Input and Output Characteristics
Parameter
Symbol Min
Typ
Max
Unit
Test Conditions/Comments
DC SPECIFICATIONS
Input Threshold
Logic High
VIH
VIL
0.7 × VDDx
V
V
Logic Low
0.3 × VDDx
Output Voltage
Logic High
2
VOH
VOL
VDDx − 0.2
VDDx − 0.5
VDDx
VDDx − 0.2
0.0
V
V
V
V
IOx1 = −20 μA, VIx = VIxH
IOx1 = −3.2 mA, VIx = VIxH
2
3
Logic Low
0.1
0.4
IOx1 = 20 μA, VIx = VIxL
3
0.0
IOx1 = 3.2 mA, VIx = VIxL
Undervoltage Lockout
Positive Going Threshold
Negative Going Threshold
Hysteresis
Input Currents per Channel
Quiescent Supply Current
ADuM6420A
UVLO
VUV+
VUV−
VUVH
II
VDD1, VDD2, and VDDP supply
1.6
1.5
0.1
+0.01
V
V
V
μA
−10
+10
0 V ≤ VIx ≤ VDDx
IDD1 (Q)
IDD2 (Q)
IDD1 (Q)
IDD2 (Q)
0.37
1.2
9.5
1.2
1.9
16
mA
mA
mA
mA
VIx = Logic 0
VIx = Logic 0
VIx = Logic 1
VIx = Logic 1
1.5
2.5
ADuM6421A
ADuM6422A
IDD1 (Q)
IDD2 (Q)
IDD1 (Q)
IDD2 (Q)
0.5
0.9
7.5
3.3
1.4
1.5
14
mA
mA
mA
mA
VIx = Logic 0
VIx = Logic 0
VIx = Logic 1
VIx = Logic 1
6.2
IDD1 (Q)
IDD2 (Q)
IDD1 (Q)
IDD2 (Q)
0.7
0.72
5.4
1.2
1.3
9.5
9.7
mA
mA
mA
mA
VIx = Logic 0
VIx = Logic 0
VIx = Logic 1
VIx = Logic 1
5.3
Dynamic Supply Current
Input
Output
IDDI (D)
IDDO (D)
0.01
0.02
mA/Mbps Inputs switching, 50% duty cycle
mA/Mbps Inputs switching, 50% duty cycle
Rev. A | Page 5 of 26