5秒后页面跳转
ADUM141ES PDF预览

ADUM141ES

更新时间: 2023-12-20 18:44:34
品牌 Logo 应用领域
亚德诺 - ADI 航空
页数 文件大小 规格书
21页 501K
描述
航空航天 150 MBPS 四通道数字隔离器

ADUM141ES 数据手册

 浏览型号ADUM141ES的Datasheet PDF文件第15页浏览型号ADUM141ES的Datasheet PDF文件第16页浏览型号ADUM141ES的Datasheet PDF文件第17页浏览型号ADUM141ES的Datasheet PDF文件第18页浏览型号ADUM141ES的Datasheet PDF文件第20页浏览型号ADUM141ES的Datasheet PDF文件第21页 
ADuM141ES  
PC BOARD LAYOUT  
The ADuM141E1S digital isolator requires no external interface circuitry for the logic interfaces. Power supply  
bypassing is strongly recommended at the input and output supply pins (see Figure 5).Bypass capacitors are most  
conveniently connected between Pin 1 and Pin 2 for VDD1 and between Pin 15 and Pin 16 for VDD2. The  
recommended bypass capacitor value is between 0.01 μF and 0.1 μF. The total lead length between both ends of the  
capacitor and the input power supply pin must not exceed 10 mm. Bypassing between Pin 1 and Pin 8 and between  
Pin 9 and Pin 16 must also be considered, unless the ground pair on each package side is connected close to the  
package.  
VDD1  
GND1  
VIA  
VDD2  
GND2  
VOA  
VIB  
VOB  
VIC  
VOC  
VOD  
VE1  
VID  
VE2  
GND1  
GND2  
Figure 5 – Recommended Printed Circuit Board Layout  
In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is  
minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a  
given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute  
Maximum Ratings of the device, thereby leading to latch-up or permanent damage. See the AN-1109 Application Note  
for board layout guidelines.  
PROPAGATION DELAY-RELATED PARAMETERS  
Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component.  
The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time of a  
low-to-high transition. See Figure 3.  
Pulse width distortion is the maximum difference between these two propagation delay values and an indication of  
how accurately the timing of the input signal is preserved.  
Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a  
single ADuM141E1S component. Propagation delay skew refers to the maximum amount the propagation delay  
differs between multiple ADuM141E1S components operating under the same conditions.  
ASD0016568C | Page 19 of 21  

与ADUM141ES相关器件

型号 品牌 描述 获取价格 数据表
ADUM141X ADI Digital Isolator Product Selection and Resource Guide

获取价格

ADUM1420 ADI Quad Isolated Precision Gate Driver, 0.1 A Output

获取价格

ADUM1420BRWZ ADI Quad Isolated Precision Gate Driver, 0.1 A Output

获取价格

ADUM1420BRWZ-RL ADI Quad Isolated Precision Gate Driver, 0.1 A Output

获取价格

ADUM142D ADI 3.0 kV RMS/3.75 kV RMS Quad Digital Isolators

获取价格

ADUM142D0BRWZ ADI 3.0 kV RMS/3.75 kV RMS Quad Digital Isolators

获取价格