5秒后页面跳转
ADSP-2183 PDF预览

ADSP-2183

更新时间: 2024-11-23 23:04:19
品牌 Logo 应用领域
亚德诺 - ADI 电脑
页数 文件大小 规格书
31页 251K
描述
DSP Microcomputer

ADSP-2183 数据手册

 浏览型号ADSP-2183的Datasheet PDF文件第2页浏览型号ADSP-2183的Datasheet PDF文件第3页浏览型号ADSP-2183的Datasheet PDF文件第4页浏览型号ADSP-2183的Datasheet PDF文件第5页浏览型号ADSP-2183的Datasheet PDF文件第6页浏览型号ADSP-2183的Datasheet PDF文件第7页 
a
DSP Microcomputer  
ADSP-2183  
FUNCTIONAL BLOCK DIAGRAM  
FEATURES  
PERFORMANCE  
19 ns Instruction Cycle Time from 26.32 MHz Crystal  
@ 3.3 Volts  
52 MIPS Sustained Performance  
Single-Cycle Instruction Execution  
Single-Cycle Context Switch  
3-Bus Architecture Allows Dual Operand Fetches in  
Every Instruction Cycle  
POWERDOWN  
PROGRAMMABLE  
CONTROL  
I/O  
FLAGS  
MEMORY  
DATA ADDRESS  
GENERATORS  
PROGRAM  
SEQUENCER  
PROGRAM  
MEMORY  
DATA  
MEMORY  
BYTE DMA  
CONTROLLER  
DAG 1 DAG 2  
EXTERNAL  
ADDRESS  
BUS  
PROGRAM MEMORY ADDRESS  
DATA MEMORY ADDRESS  
Multifunction Instructions  
PROGRAM MEMORY DATA  
DATA MEMORY DATA  
Power-Down Mode Featuring Low CMOS Standby  
Power Dissipation with 300 Cycle Recovery from  
Power-Down Condition  
EXTERNAL  
DATA  
BUS  
ARITHMETIC UNITS  
SERIAL PORTS  
SPORT 0 SPORT 1  
INTERNAL  
DMA  
PORT  
TIMER  
Low Power Dissipation in Idle Mode  
ALU MAC SHIFTER  
DMA  
BUS  
INTEGRATION  
ADSP-2100 Family Code Compatible, with Instruction  
Set Extensions  
ADSP-2100 BASE  
ARCHITECTURE  
80K Bytes of On-Chip RAM, Configured as  
16K Words On-Chip Program Memory RAM  
16K Words On-Chip Data Memory RAM  
Dual Purpose Program Memory for Both Instruction  
and Data Storage  
Independent ALU, Multiplier/Accumulator, and Barrel  
Shifter Computational Units  
Two Independent Data Address Generators  
Powerful Program Sequencer Provides  
Zero Overhead Looping  
Conditional Instruction Execution  
Programmable 16-Bit Interval Timer with Prescaler  
128-Lead LQFP, 144-Ball Mini-BGA  
GENERAL DESCRIPTION  
The ADSP-2183 is a single-chip microcomputer optimized for  
digital signal processing (DSP) and other high speed numeric  
processing applications.  
The ADSP-2183 combines the ADSP-2100 family base architec-  
ture (three computational units, data address generators and  
a program sequencer) with two serial ports, a 16-bit internal  
DMA port, a byte DMA port, a programmable timer, Flag I/O,  
extensive interrupt capabilities, and on-chip program and  
data memory.  
The ADSP-2183 integrates 80K bytes of on-chip memory con-  
figured as 16K words (24-bit) of program RAM, and 16K words  
(16-bit) of data RAM. Power-down circuitry is also provided to  
meet the low power needs of battery operated portable equipment.  
The ADSP-2183 is available in 128-lead LQFP, and 144-Ball  
Mini-BGA packages.  
SYSTEM INTERFACE  
16-Bit Internal DMA Port for High Speed Access to  
On-Chip Memory  
4 MByte Memory Interface for Storage of Data Tables  
and Program Overlays  
In addition, the ADSP-2183 supports new instructions, which  
include bit manipulations—bit set, bit clear, bit toggle, bit test—  
new ALU constants, new multiplication instruction (x squared),  
biased rounding, result free ALU operations, I/O memory trans-  
fers and global interrupt masking, for increased flexibility.  
8-Bit DMA to Byte Memory for Transparent  
Program and Data Memory Transfers  
I/O Memory Interface with 2048 Locations Supports  
Parallel Peripherals  
Programmable Memory Strobe and Separate I/O  
Memory Space Permits “Glueless” System Design  
Programmable Wait State Generation  
Two Double-Buffered Serial Ports with Companding  
Hardware and Automatic Data Buffering  
Automatic Booting of On-Chip Program Memory from  
Byte-Wide External Memory, e.g., EPROM, or  
Through Internal DMA Port  
Six External Interrupts  
13 Programmable Flag Pins Provide Flexible System  
Signaling  
ICE-Port™ Emulator Interface Supports Debugging  
in Final Systems  
Fabricated in a high speed, double metal, low power, CMOS  
process, the ADSP-2183 operates with a 19 ns instruction cycle  
time. Every instruction can execute in a single processor cycle.  
The ADSP-2183’s flexible architecture and comprehensive  
instruction set allow the processor to perform multiple opera-  
tions in parallel. In one processor cycle the ADSP-2183 can:  
• Generate the next program address  
• Fetch the next instruction  
• Perform one or two data moves  
• Update one or two data address pointers  
• Perform a computational operation  
ICE-Port is a trademark of Analog Devices, Inc.  
REV. C  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
World Wide Web Site: http://www.analog.com  
© Analog Devices, Inc., 2000  

与ADSP-2183相关器件

型号 品牌 获取价格 描述 数据表
ADSP-2183BST-115 ADI

获取价格

DSP Microcomputer
ADSP-2183BST-115 ROCHESTER

获取价格

24-BIT, 14.4 MHz, OTHER DSP, PQFP128, METRIC, PLASTIC, TQFP-128
ADSP-2183BST-133 ADI

获取价格

DSP Microcomputer
ADSP-2183BST-160 ADI

获取价格

DSP Microcomputer
ADSP-2183BST-160X ETC

获取价格

16-Bit Digital Signal Processor
ADSP-2183BST-210X ETC

获取价格

16-Bit Digital Signal Processor
ADSP-2183BSTZ-115 ADI

获取价格

IC 24-BIT, 14.4 MHz, OTHER DSP, PQFP128, METRIC, PLASTIC, TQFP-128, Digital Signal Process
ADSP-2183BSTZ-160 ADI

获取价格

16-bit, 52 MIPS, 3.3 v, 2 serial ports, host port, 80 KB RAM
ADSP-2183KCA-210 ADI

获取价格

DSP Microcomputer
ADSP-2183KST-115 ADI

获取价格

DSP Microcomputer