5秒后页面跳转
ADSP-21367_06 PDF预览

ADSP-21367_06

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
56页 1696K
描述
SHARC Processors

ADSP-21367_06 数据手册

 浏览型号ADSP-21367_06的Datasheet PDF文件第3页浏览型号ADSP-21367_06的Datasheet PDF文件第4页浏览型号ADSP-21367_06的Datasheet PDF文件第5页浏览型号ADSP-21367_06的Datasheet PDF文件第7页浏览型号ADSP-21367_06的Datasheet PDF文件第8页浏览型号ADSP-21367_06的Datasheet PDF文件第9页 
ADSP-21367/ADSP-21368/ADSP-21369  
Table 2. Internal Memory Space 1  
IOP Registers 0x0000 0000–0x0003 FFFF  
Extended Precision Normal or  
Long Word (64 Bits)  
Instruction Word (48 Bits)  
Normal Word (32 Bits)  
Short Word (16 Bits)  
BLOCK 0 ROM (Reserved)  
0x0004 0000–0x0004 BFFF  
BLOCK 0 ROM (Reserved)  
0x0008 0000–0x0008 FFFF  
BLOCK 0 ROM (Reserved)  
0x0008 0000–0x0009 7FFF  
BLOCK 0 ROM (Reserved)  
0x0010 0000–0x0012 FFFF  
Reserved  
Reserved  
Reserved  
Reserved  
0x0004 F000–0x0004 FFFF  
0x0009 4000–0x0009 FFFF  
0x0009 E000–0x0009 FFFF  
0x0013 C000–0x0013 FFFF  
BLOCK 0 SRAM  
BLOCK 0 SRAM  
BLOCK 0 SRAM  
BLOCK 0 SRAM  
0x0004 C000–0x0004 EFFF  
0x0009 0000–0x0009 3FFF  
0x0009 8000–0x0009 DFFF  
0x0013 0000–0x0013 BFFF  
BLOCK 1 ROM (Reserved)  
0x0005 0000–0x0005 BFFF  
BLOCK 1 ROM (Reserved)  
0x000A 0000–0x000A FFFF  
BLOCK 1 ROM (Reserved)  
0x000A 0000–0x000B 7FFF  
BLOCK 1 ROM (Reserved)  
0x0014 0000–0x0016 FFFF  
Reserved  
Reserved  
Reserved  
Reserved  
0x0005 F000–0x0005 FFFF  
0x000B 4000–0x000B FFFF  
0x000B E000–0x000B FFFF  
0x0017 C000–0x0017 FFFF  
BLOCK 1 SRAM  
BLOCK 1 SRAM  
BLOCK 1 SRAM  
BLOCK 1 SRAM  
0x0005 C000–0x0005 EFFF  
0x000B 0000–0x000B 3FFF  
0x000B 8000–0x000B DFFF  
0x0017 0000–0x0017 BFFF  
BLOCK 2 SRAM  
BLOCK 2 SRAM  
BLOCK 2 SRAM  
BLOCK 2 SRAM  
0x0006 0000–0x0006 0FFF  
0x000C 0000–0x000C 1554  
0x000C 0000–0x000C 1FFF  
0x0018 0000–0x0018 3FFF  
Reserved  
Reserved  
Reserved  
Reserved  
0x0006 1000– 0x0006 FFFF  
0x000C 1555–0x000C 3FFF  
0x000C 2000–0x000D FFFF  
0x0018 4000–0x001B FFFF  
BLOCK 3 SRAM  
BLOCK 3 SRAM  
BLOCK 3 SRAM  
BLOCK 3 SRAM  
0x0007 0000–0x0007 0FFF  
0x000E 0000–0x000E 1554  
0x000E 0000–0x000E 1FFF  
0x001C 0000–0x001C 3FFF  
Reserved  
Reserved  
Reserved  
Reserved  
0x0007 1000–0x0007 FFFF  
0x000E 1555–0x000F FFFF  
0x000E 2000–0x000F FFFF  
0x001C 4000–0x001F FFFF  
1 The ADSP-21368 and ADSP-21369 processors include a customer-definable ROM block. Please contact your Analog Devices sales representative for additional details.  
The controller maintains all of the memory banks as a contigu-  
ous address space so that the processor sees this as a single  
address space, even if different size devices are used in the  
different banks.  
Table 4. External Memory for SDRAM Addresses  
Size in  
Bank  
Words  
Address Range  
A set of programmable timing parameters is available to config-  
ure the SDRAM banks to support slower memory devices. The  
memory banks can be configured as either 32 bits wide for max-  
imum performance and bandwidth or 16 bits wide for  
minimum device count and lower system cost.  
Bank 0  
Bank 1  
Bank 2  
Bank 3  
62M  
0x0020 0000 – 0x03FF FFFF  
0x0400 0000 – 0x07FF FFFF  
0x0800 0000 – 0x0BFF FFFF  
0x0C00 0000 – 0x0FFF FFFF  
64M  
64M  
64M  
The SDRAM controller address, data, clock, and control pins  
can drive loads up to 30 pF. For larger memory systems, the  
SDRAM controller external buffer timing should be selected  
and external buffering should be provided so that the load on  
the SDRAM controller pins does not exceed 30 pF.  
Asynchronous Controller  
The asynchronous memory controller provides a configurable  
interface for up to four separate banks of memory or I/O  
devices. Each bank can be independently programmed with dif-  
ferent timing parameters, enabling connection to a wide variety  
of memory devices including SRAM, ROM, flash, and EPROM,  
as well as I/O devices that interface with standard memory con-  
trol lines. Bank 0 occupies a 14M word window and banks 1, 2,  
and 3 occupy a 16M word window in the processor’s address  
space but, if not fully populated, these windows are not made  
contiguous by the memory controller logic. The banks can also  
be configured as 8-bit, 16-bit, or 32-bit wide buses for ease of  
interfacing to a range of memories and I/O devices tailored  
either to high performance or to low cost and power.  
Table 3. External Memory for NonSDRAM Addresses  
Size in  
Bank  
Words  
Address Range  
Bank 0  
Bank 1  
Bank 2  
Bank 3  
14M  
0x0020 0000 – 0x00FF FFFF  
0x0400 0000 – 0x04FF FFFF  
0x0800 0000 – 0x08FF FFFF  
0x0C00 0000 – 0x0CFF FFFF  
16M  
16M  
16M  
Rev. A  
|
Page 6 of 56  
|
August 2006  

与ADSP-21367_06相关器件

型号 品牌 描述 获取价格 数据表
ADSP-21367_08 ADI SHARC Processors

获取价格

ADSP-21367BBP-2A ADI SHARC Processors

获取价格

ADSP-21367BBPZ-2A ADI SHARC Processors

获取价格

ADSP-21367BSWZ-1A ADI SHARC Processors

获取价格

ADSP-21367KBP-2A ADI SHARC Processors

获取价格

ADSP-21367KBP-3A ADI IC 0-BIT, 25 MHz, OTHER DSP, PBGA256, SBGA-256, Digital Signal Processor

获取价格