5秒后页面跳转
ADRF6612ACPZ-R7 PDF预览

ADRF6612ACPZ-R7

更新时间: 2024-09-25 21:18:59
品牌 Logo 应用领域
亚德诺 - ADI 局域网射频微波
页数 文件大小 规格书
58页 2761K
描述
700 MHz to 3000 MHz Dual Passive Receive Mixer with Integrated PLL and VCO

ADRF6612ACPZ-R7 数据手册

 浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第2页浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第3页浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第4页浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第5页浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第6页浏览型号ADRF6612ACPZ-R7的Datasheet PDF文件第7页 
700 MHz to 3000 MHz Dual Passive  
Receive Mixer with Integrated PLL and VCO  
Data Sheet  
ADRF6612  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
RF frequency: 700 MHz to 3000 MHz, continuous  
LO input frequency: 200 MHz to 2700 MHz, high-side or low-  
side injection  
2
46  
45 44  
48 47 43 42  
39 38  
41 40 37  
IF range: 40 MHz to 500 MHz  
Power conversion gain of 9.0 dB  
Single sideband (SSB) noise figure of 11.3 dB  
Input IP3 of 30 dBm  
Input P1dB of 10.6 dBm  
Typical LO input drive of 0 dBm  
Single-ended, 50 Ω RF port  
Single-ended or balanced LO input port  
Serial port interface (SPI) control on all functions  
Exposed pad, 7 mm × 7 mm, 48-lead LFCSP  
1
3
6
7
34  
33  
32  
GND  
GND  
GND  
VCC1  
VCC10  
VCC9  
VCC8  
PLL REF BUFFER  
PFD/CP  
VCO  
VCO  
VCO  
FRACTIONAL DIVIDER  
36  
35  
RFBCT1  
RFIN1  
31 VCC7  
30 LDO2  
÷1 TO  
32  
4
5
EXTVCOIN+  
EXTVCOIN–  
26  
RFIN2  
ADRF6612  
8
25  
DECL1  
DECL2  
DECL3  
DECL4  
DECL5  
RFBCT2  
PLL  
3.3V  
LDO  
VCO  
LDO  
9
29  
28  
27  
VCC6  
VCC5  
VCC4  
SPI  
CONTROL  
10  
11  
12  
SPI  
2.5V 3.3V  
LDO LDO  
DIV  
13 14  
15 16 17 18 19  
22 23  
20 21 24  
APPLICATIONS  
Multiband/multistandard cellular base station diversity  
receivers  
Wideband radio link diversity downconverters  
Multimode cellular extenders and picocells  
Figure 1.  
GENERAL DESCRIPTION  
The ADRF6612 is a dual radio frequency (RF) mixer and  
intermediate frequency (IF) amplifier with an integrated phase-  
locked loop (PLL) and voltage controlled oscillators (VCOs). The  
ADRF6612 uses revolutionary broadband square wave limiting  
local oscillator (LO) amplifiers to achieve an unprecedented RF  
bandwidth of 700 MHz to 3000 MHz. Unlike narrow-band sine  
wave LO amplifier solutions, the LO can be applied above or  
below the RF input over an extremely wide bandwidth. Energy  
storage elements are not utilized in the LO amplifier, thus dc  
current consumption also decreases with decreasing LO  
frequency.  
wideband applications where in band blocking signals may  
otherwise result in the degradation of dynamic range. Noise  
performance under blocking is comparable to narrow-band  
passive mixer designs. High linearity IF buffer amplifiers follow the  
passive mixer cores, yielding typical power conversion gains of  
9 dB, and can be matched to a wide range of output impedances.  
The PLL architecture supports both integer-N and fractional-N  
operation and can generate the entire LO frequency range of  
200 MHz to 2700 MHz using an external reference input  
frequency anywhere in the range of 12 MHz to 320 MHz. An  
external loop filter provides flexibility in trading off phase noise  
vs. acquisition time. To reduce fractional spurs in fractional-N  
mode, a sigma-delta (Σ-Δ) modulator controls the post-VCO  
programmable divider. The VCO consists of multiple VCO cores.  
The ADRF6612 utilizes highly linear, doubly balanced passive  
mixer cores with integrated RF and LO balancing circuits to  
allow single-ended operation. Integrated RF baluns allow optimal  
performance over the 700 MHz to 3000 MHz RF input frequency.  
The balanced passive mixer arrangement provides outstanding  
LO to RF and LO to IF leakages, excellent RF to IF isolation,  
and excellent intermodulation performance over the full RF  
bandwidth.  
All features of the ADRF6612 are controlled via a 3-wire SPI  
resulting in optimum performance and minimum external  
components.  
The ADRF6612 is fabricated using a BiCMOS, high performance  
IC process. The device is available in a 7 mm × 7 mm, 48-lead  
LFCSP package and operates over a −40°C to +85°C temperature  
range. An evaluation board is available.  
The balanced mixer cores provide extremely high input  
linearity, allowing the device to be used in demanding  
Rev. A  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rightsof third parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks andregisteredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved.  
Technical Support  
www.analog.com  
 
 
 
 

与ADRF6612ACPZ-R7相关器件

型号 品牌 获取价格 描述 数据表
ADRF6612-EVALZ ADI

获取价格

700 MHz to 3000 MHz Dual Passive Receive Mixer with Integrated PLL and VCO
ADRF6614 ADI

获取价格

700 MHz to 3000 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO
ADRF6614ACPZ-R7 ADI

获取价格

700 MHz to 3000 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO
ADRF6614-EVALZ ADI

获取价格

700 MHz to 3000 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO
ADRF6620 ADI

获取价格

700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO
ADRF6620ACPZ-R7 ADI

获取价格

700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO
ADRF6620-EVALZ ADI

获取价格

700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO
ADRF6650 ADI

获取价格

Dual Downconverter with DVGA and PLL/VCO, 450 MHz to 2700 MHz
ADRF6650ACPZ ADI

获取价格

Dual Downconverter with DVGA and PLL/VCO, 450 MHz to 2700 MHz
ADRF6650ACPZ-RL7 ADI

获取价格

RF and Baseband Circuit, BICMOS