ADP3110
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
BST
IN
1
2
3
4
8
7
6
5
DRVH
SW
ADP3110
OD
PGND
DRVL
TOP VIEW
(Not to Scale)
VCC
Figure 2. 8-Lead SOIC_N Pin Configuration
Table 3. Pin Function Descriptions
Pin No. Mnemonic Description
1
BST
Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this
bootstrapped voltage for the high-side MOSFET as it is switched.
2
IN
Logic Level PWM Input. This pin has primary control of the driver outputs. In normal operation, pulling this pin
low turns on the low-side driver; pulling it high turns on the high-side driver.
3
4
5
6
7
OD
Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.
Input Supply. This pin should be bypassed to PGND with ~1 μF ceramic capacitor.
Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
Power Ground. This pin should be closely connected to the source of the lower MOSFET.
Switch Node Connection. This pin is connected to the buck-switching node, close to the upper MOSFET’s
source. It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage
to prevent turn-on of the lower MOSFET until the voltage is below ~1 V.
VCC
DRVL
PGND
SW
8
DRVH
Buck Drive. Output drive for the upper (buck) MOSFET.
Rev. 0 | Page 5 of 12